



天鈺科技股份有限公司  
Eureka Microelectronics, Inc.

文件名稱 DOC Title :	文件編號 DOC NO : TDS7308-01
EK7308 Preliminary DATA SHEET	版 本 REV : 0.1
	頁 次 Page : 1 / 1

文件制/修訂一覽表 Revision History

版本	修訂日期	生效日期	修訂頁次	制/修訂項目/ 內容
<u>REV.</u>	<u>REV Date</u>	<u>Eff. Date</u>	<u>REV. Page</u>	<u>Revise item / Content</u>
0.1	2003/06/09	2003/06/19		New Issue

CONFIDENTIAL

**EUREKA Microelectronics, Inc.**

---

www.DataSheet4U.com

# **EK7308**

*Preliminary Rev. 0.1*

## **DATA SHEET**

### **240-Output TFT Gate Driver IC**



6F, NO.12, INNOVATION 1<sup>ST</sup>. RD.,  
SCIENCE-BASED INDUSTRIAL PARK,  
HSIN-CHU CITY, TAIWAN, R.O.C.  
<http://www.eureka.com.tw>

CONFIDENTIAL

## Table of Contents

	Page
1.GENERAL DESCRIPTION.....	2
2.FEATURES.....	2
3.BLOCK DIAGRAM.....	2
4 PIN FUNCTION DESCRIPTIONS.....	3
5.FUNCTION OPERATIONS.....	4
6.ABSOLUTE MAXIMUM RATINGS.....	9
7.ELECTRICAL CHARACTERISTICS.....	10
8.DEFINITIONS.....	12

CONFIDENTIAL

## 240- Output TFT Gate Driver IC

### 1. DESCRIPTION


The EK7308 is a 240-output TFT gate driver IC suitable for driving TFT LCD panels.

[www.DataSheet4U.com](http://www.DataSheet4U.com)

### 2. FEATURES

- Output channels : 240 outputs+2 pins (fixed to VEE)
- Driver operating frequency : max. 200 KHz
- LCD supply voltage : VEE+40V
- Driver output levels : Two
- Logical interface : +2.7V ~ -5.5V
- Incorporates bi-directional shift register.
- COG type

### 3. BLOCK DIAGRAM



**4. PIN FUNCTION DESCRIPTIONS****Table 1. Pad description**

Pad Name	I/O	Function	DESCRIPTION		
X <sub>1</sub> -X <sub>240</sub>	O	TFT gate driver output	Under the control of the shift register data, OE1 or OE2 or OE3, and DIO1 or DIO2, the driver outputs are V <sub>GG</sub> or V <sub>EE</sub> and change their value at the rising edge of FX		
PATH	-	-	Short internally		
X <sub>0</sub> , X <sub>241</sub>	-	-	LCD panel auxiliary pins. This pins output V <sub>EE</sub> level.		
V <sub>EE</sub>	-	Supply	Negative power supply for Level shifters. Chip ground		
V <sub>SS</sub>	-	Supply	Logic ground, Reference of the voltages		
RL	I	Shift direction selection signal	RL = "H" : X1 to X240 (Shift left) RL = "L" : X240 to X1 (Shift right)		
DIO1 DIO2	I/O	Start pulse input and output		DIO1	DIO2
			RL = "H"	Input	Output
			RL = "L"	Output	Input
XDON	I	Negative active input pin	When XDON = "L" then the driver outputs are at the V <sub>GG</sub> level independence of any other input or register value.		
FX	I	Shift register clock input	The start pulse is sampled at the rising edge of FX, The carry pulse changes at the falling edge of FX.		
OE1 OE2 OE3	I	Negative active input pin	When OE <sub>N</sub> = "H" then the associated outputs are set to V <sub>EE</sub> independent of the register data. This function is not synchronized with FX.		
V <sub>DD</sub>	-	Supply	Logic positive power		
V <sub>GG</sub>	-	Supply	High voltage power and TFT driver output high level		

**CONFIDENTIAL**

## 5. FUNCTIONAL OPERATIONS

### Power supplies

The TFT voltage is relative to the logic ground, it can be a negative voltage value.




Fig. 2 Relative position of the different supply voltages

### Shift direction

The input signals OE1, 2, 3 and the shift data control the value of the outputs ( $X_1$  till  $X_{240}$ ). Their value can be either  $V_{GG}$  or  $V_{EE}$ .

The signal LR controls the shift direction of the shift register. The shift register takes its value from one of the input/output pins DIO at the rising edge of the clock FX and shifts the value to the other input/output pin DIO where it is presented at the falling edge of FX.

Table 2. RL shift direction relation

RL	Start pulse taken from:	Data shift direction	Output pulse given at:
RL="H"	DIO1	$X_1 \rightarrow X_{240}$	DIO2
RL="L"	DIO2	$X_{240} \rightarrow X_1$	DIO1

CONFIDENTIAL

**OE function**

When the OE1, OE2, OE3 inputs are "H" than the outputs are driven to  $V_{EE}$  regardless of the contents of the shift register. Each of the three inputs drives its own set of outputs. This function is not synchronized with FX. The signal XDON can override this function. In the Table below the relation between each OE1,2,3 and their related outputs is given.

**Table 3. OE1,2,3 to Output relation**

Signal input	Symbol	LCD driver outputs
OE1	X(3i+1) i =0~79	X <sub>1</sub> ,X <sub>4</sub> ,X <sub>7</sub> ,X <sub>10</sub> ,.....,X <sub>231</sub> ,X <sub>232</sub> ,X <sub>235</sub> ,X <sub>238</sub>
OE2	X(3i+2) i =0~79	X <sub>2</sub> ,X <sub>5</sub> ,X <sub>8</sub> ,X <sub>11</sub> , ....., X <sub>239</sub>
OE3	X(3i+3) i =0~79	X <sub>3</sub> ,X <sub>6</sub> ,X <sub>9</sub> ,X <sub>12</sub> , .....,X <sub>234</sub> ,X <sub>237</sub> ,X <sub>240</sub>




Fig. 3 OE Functionality RL="H"




Fig. 4 OE Functionality RL= "L"

CONFIDENTIAL

## XDON function

When XDON input is "L" then all outputs are driven to the  $V_{GG}$  level. This function is overriding all other inputs. With this input all TFT gates are set to high to enable a display off function. This function is not synchronized with FX.




Fig. 5 XDON Functionality RL="H"

CONFIDENTIAL

## PRECAUTIONS

### Precaution when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow, if voltage is supplied to the LCD driver power supply while the logic system power supply is floating. The detail is as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.

www.DataSheet4U.com




Fig. 9 Power ON/OFF sequence

CONFIDENTIAL

**6. ABSOLUTE MAXIMUM RATINGS****Table 4. Absolute Maximum Ratings**

In accordance with the Absolute Maximum Ratings System (IEC 134); See notes 1 and 2

Parameter	Symbol	Applicable Pins	Ratings	Unit	NOTE
Supply voltage(1)	$V_{DD}$	$V_{DD}$	$V_{SS}$ -0.3 to +7.0	V	1, 2
Supply voltage(2)	$V_{GG}$	$V_{GG}$	-0.3 to +45.0	V	
	$V_{EE}$	$V_{EE}$	$V_{GG}$ -45 to +0.3	V	
Input voltage	$V_I$	EO1, EO2, EO3, DIO1 DIO2, RL, FX, XDON	$V_{SS}$ -0.3 to $V_{DD}$ +0.3	V	
Storage temperature	$T_{stg}$		-45 to +125	°C	

**Notes:**

1. Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device
2. Parameters are valid over operating temperature range unless otherwise specified.

**RECOMMENDED OPERATING CONDITIONS****Table 5. Recommended operating conditions**

Parameter	Symbol	Applicable pins	Min.	Typ.	Max.	Unit	Notes
Supply voltage(1)	$V_{DD}$	$V_{DD}$	+2.7		+5.5	V	1, 2
Supply voltage(2)	$V_{GG}$	$V_{GG}$	+7.0		+25	V	
Supply voltage(3)	$V_{EE}$	$V_{EE}$	-16		-5	V	
Operating temperature	$T_{OPR}$		-20		+75	°C	

**Notes:**

1. All voltages are with respect to  $V_{SS}$  unless otherwise noted (0 V).
2. Ensure that voltages are set such that  $V_{EE} \leq V_{SS} < V_{DD} < V_{GG}$ .

CONFIDENTIAL

## 7. ELECTRICAL CHARACTERISTICS

Table 6. DC Characteristics

(V<sub>SS</sub>=0 V, V<sub>DD</sub>=+2.5V to +5.5V, V<sub>GG</sub>=+15.0 to +40.0 V, T<sub>OPR</sub>=-25°C)

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit	Note
Operating Supply Current www.DataSheet4U.com	IDD	fFX=15.7kHz V <sub>DD</sub> =3.3V V <sub>EE</sub> =-15V V <sub>GG</sub> =15V Output with no load	V <sub>DD</sub>			800	µA	
	IGG		V <sub>GG</sub>			300	µA	
Standby Quiescent Supply Current	IDS	Standby V <sub>DD</sub> =3.3V V <sub>EE</sub> =-15V V <sub>GG</sub> =15V	V <sub>DD</sub>			600	µA	
	IGS		V <sub>GG</sub>			100	µA	
<b>Input pin</b>								
H input voltage	VIH1	RL,FX, OE1~3,	0.7x V <sub>DD</sub>		V <sub>DD</sub>	V		
L input voltage	VIL1		0		0.3x V <sub>DD</sub>	V		
Input leakage current	VLI1		-1		1	µA		XDON except
<b>Output pin</b>								
H input voltage	VIH3	DIO1, DIO2	0.7x V <sub>DD</sub>		V <sub>DD</sub>	V		
L input voltage	VIL3				0.3x V <sub>DD</sub>	V		
H output voltage	VOH		V <sub>DD</sub> -0.4			V		
L output voltage	VOL				0.4	V		
<b>Liquid crystal driving output pin</b>								
Output leakage current	VLO1	X1~X240	-50		50	µA		
Output ON resistance	RON- V <sub>GG</sub>			600	1000	Ω		
	RON- V <sub>EE</sub>			600	1000	Ω		

CONFIDENTIAL

**Table 7. AC Characteristics**(V<sub>SS</sub>= 0 V, V<sub>DD</sub>=+2.5V to +5.5V, V<sub>GG</sub>-V<sub>EE</sub>=+30.0 to +40.0 V, T<sub>OPR</sub>=25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Clock period	t <sub>FX</sub>		-		200	KHz In cascade connection
Pulse width of clock H level	t <sub>WH</sub>		500			ns
Pulse width of clock L level	t <sub>WL</sub>		500			ns
DIO data set up time	t <sub>su</sub>		200			ns
DIO data hold time	t <sub>h</sub>		300			ns
DIO output delay time	t <sub>pd1</sub>	CL=20pF			500	ns
Xn output delay time	t <sub>pd2</sub>	CL=220pF			10	us
Input Rise Time	t <sub>r</sub>				100	ns
Input Fall Time	t <sub>f</sub>				100	ns
OEX output delay time	t <sub>pd3</sub>	CL=220pF			900	ns


**Timing Chart**

Fig. 10 Timing

## 8. DEFINITIONS

Data Sheet status	
Objective specification	This data sheet contains target or goal specification for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specification.
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Eureka customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Eureka for any damages resulting from such improper use or sale.

CONFIDENTIAL