

**WESTERN DIGITAL**  
CORPORATION

**MOS/LSI**  
**TR1602A & TR1602B**  
ASYNCHRONOUS RECEIVER/TRANSMITTER

WESTERN DIGITAL CORPORATION • 3128 RED HILL AVENUE, P.O. BOX 2180 • NEWPORT BEACH, CALIFORNIA 92663  
(714) 557-3550 • TWX: 910-595-1139

**FEATURES**


- SILICON GATE TECHNOLOGY – LOW THRESHOLD CIRCUITRY
  - Directly TTL and DTL Compatible – External Resistors Not Required
- D. C. STABLE (STATIC) CIRCUITRY
- FULL DUPLEX OR HALF DUPLEX OPERATION
  - Transmits And Receives Serial Data Simultaneously Or Alternately
- AUTOMATIC INTERNAL SYNCHRONIZATION OF DATA AND CLOCK
- AUTOMATIC START BIT GENERATION
- BUFFERED RECEIVER AND TRANSMITTER REGISTERS
- FULLY PROGRAMMABLE – EXTERNALLY SELECTABLE
  - Word Length
  - Baud Rate
  - Even/Odd Parity (Receiver/Verification – Transmitter/Generation)
  - Party Inhibit – Verification/Generation
  - One, One and One-Half, or Two Stop Bit Generation
- AUTOMATIC DATA RECEIVED/TRANSMITTED STATUS GENERATION
 

Transmission Complete	Parity Error
Buffer Register Transfer Complete	Framing Error
Received Data Available	Overrun Error
- THREE-STATE OUTPUTS
  - Receiver Register Outputs
  - Status Flags
- AVAILABLE IN CERAMIC OR HERMETIC PLASTIC CAVITY PACKAGES


**APPLICATIONS**

- |                                  |                                   |
|----------------------------------|-----------------------------------|
| • PERIPHERALS                    | • CARD AND TAPE READERS           |
| • TERMINALS                      | • PRINTERS                        |
| • MINI COMPUTERS                 | • DATA SETS                       |
| • FACSIMILE TRANSMISSION         | • CONTROLLERS                     |
| • MODEMS                         | • KEYBOARD ENCODERS               |
| • CONCENTRATORS                  | • REMOTE DATA ACQUISITION SYSTEMS |
| • ASYNCHRONOUS DATA MULTIPLEXERS | • ASYNCHRONOUS DATA CASSETTES     |


**PIN CONNECTIONS**



**TR1602A CERAMIC PACKAGE OUTLINE**



**TR1602B HERMETIC PLASTIC CAVITY PACKAGE OUTLINE**




**GENERAL DESCRIPTION**

The TR1602A & the TR1602B are ASYNCHRONOUS RECEIVER/TRANSMITTER sub-systems using silicon gate process technology. The use of this low threshold process provides direct compatibility with all forms of current sinking logic. Interfacing restraints, such as external resistors, drivers and level shifting circuitry, are eliminated. All output lines have been designed to drive TTL directly.


The ASYNCHRONOUS RECEIVER/TRANSMITTER is a general purpose, programmable MOS/LSI device for interfacing an asynchronous serial data channel of a peripheral or terminal with parallel data of a computer or terminal. The transmitter section converts parallel data into a serial word which contains the data along with start, parity, and stop bits. The receiver section converts a serial word with start, data, parity, and stop bits, into parallel data, and it verifies proper code transmission by checking parity and receipt of a valid stop bit. Both the receiver and the transmitter are double buffered. The array is compatible with bipolar logic. The array may be programmed as follows: The word length can be either 5, 6, 7, or 8 bits; parity generation and checking may be inhibited, the parity may be even or odd; and the number of stop bits may be either one or two, with one and one half when transmitting a 5 bit code. Note: See TR1402A Data Sheet for operation with 5 level code-2 stop bits.



WESTERN DIGITAL CORPORATION  
**TR1602A & TR1602B**  
ASYNCHRONOUS RECEIVER/TRANSMITTER

# TRANSMITTER FLOW CHART



# RECEIVER FLOW CHART






NOTE: TRI-STATE OUTPUT

### INPUT STRUCTURE


MOS DEVICE "A" ACTS AS AN INTERNAL PULL-UP RESISTOR TO  $V_{SS} = V_{CC}$  WHICH BIASES OFF THE CASCODE DEVICE OF THE TTL OUTPUT IN THE HIGH-LEVEL OUTPUT STATE. IN THE LOW-LEVEL OUTPUT STATE THE TTL OUTPUT DEVICE SINKS THE CURRENT SUPPLIED BY DEVICE "A".




### OUTPUT STRUCTURE

DEVICES "B" & "C" COMPRISE A PUSH-PULL OUTPUT BUFFER. IN THE LOW-LEVEL STATE, OUTPUT TRANSISTOR "C" IS "ON" AND CASCODE DEVICE "B" IS OFF. IN THE HIGH-LEVEL STATE, THE OPPOSITE IS TRUE. IN THE DISCONNECTED STATE, BOTH "B" AND "C" ARE TURNED OFF CAUSING THE OUTPUT NODE TO FLOAT.

# TRANSMITTER TIMING




## DETAILS




\* IN CASE I, IF THE POSITIVE TRANSITION OF THRL OCCURS  $> 500$  NS PRIOR TO ANY CF (CLOCK FALLING EDGE) THE C & D SIGNALS WILL BE GENERATED AS SHOWN IN CASE II. IF THE POSITIVE TRANSITION OCCURS  $< 500$  NS PRIOR TO CF, THE B & D SIGNALS MAY BE RECOGNIZED ON THE FOLLOWING CLOCK TIME. IF FOR EXAMPLE, THRL OCCURS  $< 500$  NS BEFORE CF3, THE J & D SIGNALS MAY JUMP TO CF4, CF5, AND C5, RESPECTIVELY.

# RECEIVER TIMING



## DETAILS



- (1) SEE APPLICATION REPORT NO. 1 FOR A DESCRIPTION OF START BIT DETECTION.
- (2) THE DELAY BETWEEN DRR & DR - (3) -  $500$  NS
- (3) DR ERROR FLAGS AND DATA ARE VALID AT THE NOMINAL CENTER OF THE FIRST STOP BIT
- (4) DRR SHOULD BE HIGH A MINIMUM OF "A" NS (ONE-HALF CLOCK TIME PLUS  $500$  NS) PRIOR TO DR RISING EDGE.
- (5) DATA & OE PRECEDES DR & ERROR FLAGS BY X CLOCK.

## PIN DEFINITIONS

PIN NUMBER	NAME	SYMBOL	FUNCTION
1	V <sub>SS</sub> Power Supply	V <sub>SS</sub>	+5 volts supply
2	V <sub>GG</sub> Power Supply	V <sub>GG</sub>	-12 volts supply
3	V <sub>DD</sub> Power Supply	V <sub>DD</sub>	Ground
4	Receiver Register Disconnect	RRD	A high level input voltage, V <sub>IH</sub> , applied to this line disconnects the RECEIVER HOLDING REGISTER outputs from the RR <sub>8</sub> -RR <sub>1</sub> data outputs (pins 5-12).
5-12	Receiver Holding Register Data	RR <sub>8</sub> - RR <sub>1</sub>	The parallel contents of the RECEIVER HOLDING REGISTER appear on these lines if a low-level input voltage, V <sub>IL</sub> , is applied to RRD. For character formats of fewer than eight bits received characters are right-justified with RR <sub>1</sub> (pin 12) as the least significant bit and the truncated bits are forced to a low level output voltage, V <sub>OL</sub> .
13	Parity Error	PE	A high level output voltage, V <sub>OH</sub> , on this line indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE control line (pin 39). This output is updated each time a character is transferred to the RECEIVER HOLDING REGISTER. PE lines from a number of arrays can be bussed together since an output disconnect capability is provided by Status Flag Disconnect line (pin 16).
14	Framing Error	FE	A high-level output voltage, V <sub>OH</sub> , on this line indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bussed together since an output disconnect capability is provided by the Status Flag Disconnect line (pin 16).
15	Overrun Error	OE	A high-level output voltage, V <sub>OH</sub> , on this line indicates that the Data Received Flag (pin 19) was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bussed together since an output disconnect capability is provided by the Status Flag Disconnect line (pin 16).
16	Status Flags Disconnect	SFD	A high-level input voltage, V <sub>IH</sub> , applied to this pin disconnects the PE, FE, OE, DR and THRE allowing them to be buss connected.
17	Receiver Register Clock	RRC	The receiver clock frequency is sixteen (16) times the desired receiver shift rate.
18	Data Received Reset	DRR	A low-level input voltage, V <sub>IL</sub> , applied to this line resets the DR line.
19	Data Received	DR	A high-level output voltage, V <sub>OH</sub> , indicates that an entire character has been received and transferred to the RECEIVER HOLDING REGISTER.
20	Receiver Input	RI	Serial input data received on this line enters the RECEIVER REGISTER at a point determined by the character length, parity, and the number of stop bits. A high-level input voltage, V <sub>IH</sub> , must be present when data is not being received.
21	Master Reset	MR	This line is strobed to a high-level input voltage, V <sub>IH</sub> , to clear the logic. It resets the Transmitter and Receiver Registers, the Receiver Holding Register, FE, OE, PE, DRR and sets TRO, THRE, and TRE to a high-level output voltage, V <sub>OH</sub> .
22	Transmitter Holding Register Empty	THRE	A high-level output Voltage, V <sub>OH</sub> , on this line indicates the TRANSMITTER HOLDING REGISTER has transferred its contents to the TRANSMITTER REGISTER and may be loaded with a new character.

## PIN DEFINITIONS (CONT)

PIN NUMBER	NAME	SYMBOL	FUNCTION															
23	Transmitter Holding Register Load	THRL	A low-level input voltage, $V_{IL}$ , applied to this line enters a character into the TRANSMITTER HOLDING REGISTER. A transition from a low-level input voltage, $V_{IL}$ , to a high-level input voltage, $V_{IH}$ , transfers the character into the TRANSMITTER REGISTER if it is not in the process of transmitting a character. If a character is being transmitted, the transfer is delayed until its transmission is completed. Upon completion, the new character is automatically transferred simultaneously with the initiation of the serial transmission of the new character.															
24	Transmitter Register Empty	TRE	A high-level output voltage, $V_{OH}$ , on this line indicates that the TRANSMITTER REGISTER has completed serial transmission of a full character including STOP bit(s). It remains at this level until the start of transmission of the next character.															
25	Transmitter Register Output	TRO	The contents of the TRANSMITTER REGISTER (START bit, DATA bits, PARITY bit, and STOP bits) are serially shifted out on this line. When no data is being transmitted, this line will remain at a high-level output voltage, $V_{OH}$ . Start of transmission is defined as the transition of the START bit from a high-level output voltage, $V_{OH}$ , to a low-level output voltage, $V_{OL}$ .															
26-33	Transmitter Register Data Inputs	TR <sub>1</sub> - TR <sub>8</sub>	The character to be transmitted is loaded into the TRANSMITTER HOLDING REGISTER on these lines with the THRL Strobs. If a character of less than 8 bits has been selected (by WLS <sub>1</sub> and WLS <sub>2</sub> ), the character is right justified to the least significant bit, RR1, and the excess bits are disregarded. A high-level input voltage, $V_{IH}$ , will cause a high-level output voltage, $V_{OH}$ , to be transmitted.															
34	Control Register Load	CRL	A high-level input voltage, $V_{IH}$ , on this line loads the CONTROL REGISTER with the control bits (WLS <sub>1</sub> , WLS <sub>2</sub> , EPE, PI, SBS). This line may be strobed or hard wired to a high-level input voltage, $V_{IH}$ .															
35	Parity Inhibit	PI	A high-level input voltage, $V_{IH}$ , on this line inhibits the parity generation and verification circuits and will clamp the PE output (pin 13) to $V_{OL}$ . If parity is inhibited the STOP bit(s) will immediately follow the last data bit on transmission.															
36	Stop Bit(s) Select	SBS	This line selects the number of STOP bits to be transmitted after the PARITY bit. A high-level input voltage, $V_{IH}$ , on this line selects two STOP bits, and a low-level input voltage, $V_{IL}$ , selects a single STOP bit. Selection of two STOP bits when programming a five (5) bit word generates 1.5 STOP bits.															
37-38	Word Length Select	WLS <sub>2</sub> - WLS <sub>1</sub>	<p>These two lines select the character length (exclusive of parity) as follows:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">WLS<sub>2</sub></th> <th style="text-align: center;">WLS<sub>1</sub></th> <th style="text-align: center;">Word Length</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;"><math>V_{IL}</math></td> <td style="text-align: center;"><math>V_{IL}</math></td> <td style="text-align: center;">5 bits</td> </tr> <tr> <td style="text-align: center;"><math>V_{IL}</math></td> <td style="text-align: center;"><math>V_{IH}</math></td> <td style="text-align: center;">6 bits</td> </tr> <tr> <td style="text-align: center;"><math>V_{IH}</math></td> <td style="text-align: center;"><math>V_{IL}</math></td> <td style="text-align: center;">7 bits</td> </tr> <tr> <td style="text-align: center;"><math>V_{IH}</math></td> <td style="text-align: center;"><math>V_{IH}</math></td> <td style="text-align: center;">8 bits</td> </tr> </tbody> </table>	WLS <sub>2</sub>	WLS <sub>1</sub>	Word Length	$V_{IL}$	$V_{IL}$	5 bits	$V_{IL}$	$V_{IH}$	6 bits	$V_{IH}$	$V_{IL}$	7 bits	$V_{IH}$	$V_{IH}$	8 bits
WLS <sub>2</sub>	WLS <sub>1</sub>	Word Length																
$V_{IL}$	$V_{IL}$	5 bits																
$V_{IL}$	$V_{IH}$	6 bits																
$V_{IH}$	$V_{IL}$	7 bits																
$V_{IH}$	$V_{IH}$	8 bits																
39	Even Parity Enable	EPE	This line determines whether even or odd PARITY is to be generated by the transmitter and checked by the receiver. A high-level input voltage, $V_{IH}$ , selects even PARITY and a low-level input voltage, $V_{IL}$ , selects odd PARITY.															
40	Transmitter Register Clock	TRC	The transmitter clock frequency is sixteen (16) times the desired transmitter shift rate.															

## MAXIMUM RATINGS

$V_{GG}$ Supply Voltage	+0.3V to -20V
$V_{DD}$ Supply Voltage	+0.3V to -20V
Clock Input Voltage*	+0.3V to -20V
Logic Input Voltage*	+0.3V to -20V
Logic Output Voltage*	+0.3V to -20V
Storage Temperature	-55°C to +150°C
Operating Free-Air Temperature $T_A$ Range	0°C to +70°C**
Lead Temperature (Soldering, 10 sec.)	300°C

\* $V_{GG} = V_{DD} = 0V$

NOTE: These voltages are measured with respect to  $V_{SS}$  (Substrate)

## ELECTRICAL CHARACTERISTICS

( $V_{SS} = V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = 0V$ ,  $V_{GG} = -12V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$  unless otherwise specified)

SYM	PARAMETER	MIN	MAX	CONDITIONS
$I_{SS}$	OPERATING CURRENT			
	Substrate Supply Current		24 ma	$V_{SS} = 5.25V$ , $V_{IN} = OPEN$
	Substrate Supply Current		60 ma	$V_{SS} = 5.25V$ , $V_{IN} = +0.4V$
$I_{GG}$	Gate Supply Current		6 ma	
	LOGIC LEVELS			
$V_{IH}$	Logic High	$V_{SS} - 1.5V$		
$V_{IL}$	Logic Low		0.8 V	$V_{SS} = 4.75V$
	OUTPUT LOGIC LEVELS			
$V_{OH}$	Logic High	$V_{SS} - 1.0V$		$V_{SS} = 4.75V$ , $I_{OH} = -100\mu a$
$V_{OL}$	Logic Low		0.4 V	$V_{SS} = 5.25V$ , $I_{OL} = 1.6 ma$
$I_{OS}^*$	Short Circuit Current		-2.2 ma	$V_{SS} = 5.25V$ , $V_O = 0V$
$I_{OC}$	Output Leakage		10 $\mu a$	$V_{OUT} = 0V$ , SFD=RRD= $V_{IH}$
$I_{IL}$	Low Level Input Current		-1.6 ma	$V_{SS} = 5.25$ , $V_{IN} = 0.4V$

\*Only one output should be shorted at any time.

\*\*Consult factory for extended temperature range UARTS.

**SWITCHING CHARACTERISTICS – See “Switching Waveforms”**

( $V_{SS} = V_{CC} = 5V, V_{DD} = 0V, V_{GG} = -12V, T_A = 25^\circ, C_{LOAD} = 20 \text{ pf plus one TTL load}$ )

SYM	PARAMETER	MIN	MAX	CONDITIONS
$f_{\text{clock}}$	Clock Frequency	D.C.	320kHz*	$V_{SS} = 4.75V$ (See figures 1 & 2)
$t_{\text{pw}}$	Pulse Widths			
	CRL	200 ns		
	THRL	200 ns		
	DRR	200 ns		
	MR	500 ns		
$t_c$	Coincidence Time	200 ns		(See figure 1 & 2)
$t_{\text{hold}}$	Hold Time	20 ns		(See figure 1 & 2)
$t_{\text{set}}$	Set Time	0		(See figure 1 & 2)
	Output Propagation Delays			
$t_{\text{pd0}}$	To Low State		500 ns.	(See figure 3) $C_L = 20 \text{ pf, plus one TTL load}$
$t_{\text{pd1}}$	To High State		500 ns	(See figure 3) $C_L = 20 \text{ pf, plus one TTL load}$
	Capacitance			
$C_{\text{in}}$	Inputs		20 pf	$f = 1 \text{ MHz, } V_{\text{in}} = 5V$
$C_{\text{o}}$	Outputs		20 pf	$f = 1 \text{ MHz, } V_{\text{in}} = 5V$

- \* $f_{\text{max}}$  for TR1602A or B      320kHz
- $f_{\text{max}}$  for TR1602A or B-03    480kHz
- $f_{\text{max}}$  for TR1602A or B-04    640kHz
- $f_{\text{max}}$  for TR1602A or B-05    800kHz

**SWITCHING WAVE FORMS**




FIGURE 1. DATA INPUT LOAD CYCLE




FIGURE 2. CONTROL REGISTER LOAD CYCLE




FIGURE 3. STATUS FLAG OUTPUT DELAYS

\* OUTPUTS PE, FE, OE, DR, THRE ARE DISCONNECTED AT TRANSITION OF SFD FROM VIL TO VIH




FIGURE 4. DATA OUTPUT DELAYS

\* RR0 - RR1 ARE DISCONNECTED AT TRANSITION OF RRD FROM VIL TO VIH

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed. Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.