




# CED62A2/CEU62A2

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 20V, 48A,  $R_{DS(ON)} = 12m\Omega$  @  $V_{GS} = 4.5V$ .  
 $R_{DS(ON)} = 17m\Omega$  @  $V_{GS} = 2.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Drain Current-Continuous	$I_D$	48	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	140	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	48	W
		0.38	W/ $^\circ C$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.6	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ C/W$




# CED62A2/CEU62A2

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	20			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 12V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -12V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	0.5		1.2	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 4.5V, I_D = 18A$		10	12	$m\Omega$
		$V_{GS} = 2.5V, I_D = 9A$		13	17	$m\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Forward Transconductance	$g_{FS}$	$V_{DS} = 5V, I_D = 18A$		10		S
Input Capacitance	$C_{iss}$	$V_{DS} = 20V, V_{GS} = 0V, f = 1.0\text{ MHz}$		2600		pF
Output Capacitance	$C_{oss}$			430		pF
Reverse Transfer Capacitance	$C_{rss}$			310		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10V, I_D = 18A, V_{GS} = 5V, R_{GEN} = 3.3\Omega$		17	35	ns
Turn-On Rise Time	$t_r$			12	25	ns
Turn-Off Delay Time	$t_{d(off)}$			55	110	ns
Turn-Off Fall Time	$t_f$			30	60	ns
Total Gate Charge	$Q_g$	$V_{DS} = 20V, I_D = 18A, V_{GS} = 5V$		35	45	nC
Gate-Source Charge	$Q_{gs}$			4		nC
Gate-Drain Charge	$Q_{gd}$			12		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				45	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 45A$			1.3	V
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing.						




# CED62A2/CEU62A2




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**



# CED62A2/CEU62A2




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area



Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve