
# MONOLITHIC MANCHESTER ENCODER (SERIES 3D7501)



**PACKAGES** 

#### **FEATURES**

- All-silicon, low-power CMOS technology
- TTL/CMOS compatible inputs and outputs
- Vapor phase, IR and wave solderable
- Auto-insertable (DIP pkg.)
- Low ground bounce noise
- Maximum data rate: 50 MBaud



3D7501M	DIP (.300)
3D7501H	Gull Wing (.300)
3D7501Z	SOIC (.150)

CLK	ᆫ	1	$\smile_{14}$	μ	VDD			
N/C		2	13	Þ	N/C			
N/C		3	12	Þ	N/C			
RESB		4	11	þ	N/C			
DAT		5	10	þ	N/C			
N/C		6	9	Ь	TXB			
GND		7	8	þ	TX			
3D7501	DI	P (.30	0)					
3D7501	Gull Wing (.300)							
3D7501	SOIC (.150)							

#### **FUNCTIONAL DESCRIPTION**

The 3D7501 is a monolithic CMOS Manchester Encoder. The clock and data, present at the unit input, are combined into a single biphase-level signal. In this encoding mode, a logic one is represented by a high-to-low transition within the bit cell, while a logic zero is represented by a low-to-high transition. The unit operating baud rate (in Mbaud) is equal to the input clock frequency (in MHZ) . All pins marked N/C must be left unconnected.

#### PIN DESCRIPTIONS

DAT	Data Input
CLK	Clock Input
RESB	Reset
TX	Signal Output
TXB	Inverted Signal Output
VCC	+5 Volts
GND	Ground

The all-CMOS 3D7501 integrated circuit has been designed as a reliable, economic alternative to hybrid TTL Manchester Encoder. It is TTL- and CMOS-compatible, capable of driving ten 74LS-type loads. It is offered in standard 8-pin and 14-pin auto-insertable DIPs and space saving surface mount 8-pin and 14-pin SOICs.

### **APPLICATION NOTES**

The 3D7501 Manchester Encoder samples the data input at the rising edge of the input clock. The sampled data is used in conjunction with the clock rising and falling edges to generate the byphase level Manchester code.

#### INPUT SIGNAL CHARACTERISTICS

The 3D7501 Manchester Encoder inputs are TTL compatible. The user should assure himself that the 1.5 volt TTL threshold is used when referring to all timing, especially to the input clock duty cycle.

#### **CLOCK DUTY CYCLE ERRORS**

The 3D7501 Manchester Encoder employs the timing of the clock rising and falling edges (duty cycle) to implement the required coding scheme. To reduce the difference between the output data high time and low time, it is essential that the deviation of the input clock duty cycle from 50/50 be minimized.

#### **OUTPUT SIGNAL CHARACTERISTICS**

The 3D7501 presents at its outputs the true and the complimented encoded data.

The High-to-Low time skew of the selected data output should be budgeted by the user, as it relates to his application, to satisfactorily estimate the distortion of the transmitted data stream.

Such estimate is very useful in determining the functionality and margins of the data link, if a 3D7502 Manchester Decoder is used to decode the received data.

# POWER SUPPLY AND TEMPERATURE CONSIDERATIONS

CMOS integrated circuitry is strongly dependent on power supply and temperature. The monolithic 3D7501 Manchester encoder utilizes novel and innovative compensation circuitry to minimize timing variations induced by fluctuations in power supply and/or temperature.




Figure 1: Timing Diagram

# **DEVICE SPECIFICATIONS**

**TABLE 1: ABSOLUTE MAXIMUM RATINGS** 

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	$V_{DD}$	-0.3	7.0	V	
Input Pin Voltage	$V_{IN}$	-0.3	V <sub>DD</sub> +0.3	V	
Input Pin Current	I <sub>IN</sub>	-10	10	mΑ	25C
Storage Temperature	$T_{STRG}$	-55	150	С	
Lead Temperature	$T_{LEAD}$		300	С	10 sec

# **TABLE 2: DC ELECTRICAL CHARACTERISTICS**

(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Static Supply Current*	$I_{DD}$		40	mA	
High Level Input Voltage	$V_{IH}$	2.0		V	
Low Level Input Voltage	$V_{IL}$		0.8	V	
High Level Input Current	I <sub>IH</sub>		1.0	μΑ	$V_{IH} = V_{DD}$
Low Level Input Current	I <sub>IL</sub>		1.0	μΑ	$V_{IL} = 0V$
High Level Output Current	I <sub>OH</sub>	-4.0		mA	$V_{DD} = 4.75V$
					$V_{OH} = 2.4V$
Low Level Output Current	I <sub>OL</sub>	4.0		mA	$V_{DD} = 4.75V$
					$V_{OL} = 0.4V$
Output Rise & Fall Time	T <sub>R</sub> & T <sub>F</sub>		2	ns	$C_{LD} = 5 pf$

 $^*I_{DD}(Dynamic) = 2 ^*C_{LD} ^*V_{DD} ^*F$ where:  $C_{LD} = Average$  capacitance load/pin (pf) F = Input frequency (GHz)  $\label{eq:local_local} \mbox{Input Capacitance} = 10 \mbox{ pf typical} \\ \mbox{Output Load Capacitance} \mbox{ ($C_{LD}$)} = 25 \mbox{ pf max} \\$ 

# **TABLE 3: AC ELECTRICAL CHARACTERISTICS**

(-40C to 85C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Baud Rate	f <sub>BN</sub>			50	MBaud	
Clock Frequency	f <sub>C</sub>			50	MHz	
Data set-up to clock rising	t <sub>DS</sub>	3.5			ns	
Data hold from clock rising	t <sub>DH</sub>	0			ns	
TX High-Low time skew	t <sub>1H</sub> - t <sub>1L</sub>	-3.5		3.5	ns	1
TXB High-Low time skew	t <sub>2H</sub> - t <sub>2L</sub>	-2.0		2.0	ns	1
TX - TXB High/Low time skew	t <sub>1H</sub> - t <sub>2L</sub>	-3.0		3.0	ns	1

Notes: 1: Assumes a 50% duty cycle clock input

# SILICON DELAY LINE AUTOMATED TESTING

## **TEST CONDITIONS**

INPUT: OUTPUT:


Input Pulse: High =  $3.0V \pm 0.1V$  Threshold: 1.5V (Rising & Falling) Low =  $0.0V \pm 0.1V$ 

**Source Impedance:**  $50\Omega$  Max.

Rise/Fall Time: 3.0 ns Max. (measured

between 0.6V and 2.4V)

Pulse Width:  $PW_{IN} = 1/(2*BAUD)$ Period:  $PER_{IN} = 1/BAUD$ 



**NOTE:** The above conditions are for test only and do not in any way restrict the operation of the device.




Figure 2: Test Setup




Figure 3: Timing Diagram