Preliminary

ATA PC CARDS

8/16-bit Data Bus Flash ATA PC Card

Connector Type

Two-piece 68-pin

MF0032M-11ATxx MF0064M-11ATxx MF0128M-11ATxx MF0192M-11ATxx MF0256M-11ATxx MF0320M-11ATxx MF0384M-11ATxx MF0448M-11ATxx MF0512M-11ATxx

DESCRIPTION

Mitsubishi's Flash ATA cards provide large memory capacities on a device approximately the size of a credit card (85.6mm(L) \times 54mm(W) \times 3.3mm(T) or 5mm(T)). The cards use an 8/16 bit data bus.

Available in 32MB - 512MB capacities, Mitsubishi's Flash ATA cards conform to the JEIDA/PCMCIA standard.

In default mode, the ATA card operates in PC Card compliant sockets. It conforms to PCMCIA 2.1,JEIDA 4.2 and PC Card Standard.

When the OE# signal is asserted low level by the Host system in power on cycle, the Mitsubishi's Flash ATA cards can be selected in a IDE ATA interface. It uses the ATA command set so no software drivers are required.

FEATURES

- 68pin PC Card Standard Type-I PC Card
- Single 5V or 3.3V Supply
- Card density of up to 512MB maximum
- Four PC Card ATA and IDE ATA modes
- Nonvolatile, No Batteries Required
- High reliability based on internal ECC function
- Fast read/write performance(Target)

<PC Card I/F>

Read:1.5MB/s

Write:1.6MB/s(128 - 512MB)

Write:850kB/s(64MB)

Write:450kB/s(32MB)

<IDE ATA I/F PIO=2>

Read:1.8MB/s

Write:1.7MB/s(128MB - 512MB)


Write:1.0MB/s(64MB)

Write:550kB/s(32MB)

• 300,000 program/erase cycles

APPLICATIONS

- Computers
- Digital Camera
- Data Communication
- Office Automation
- Industrial
- Consumer



MF0XXXX-11ATXX series ATA PC CARDS

PRODUCT LIST

	Memory capacity (Bytes)	Data Bus width(bits)	Memory	Cylinder	Head	Sector	Out line
MF0032M-11ATxx	32,047,104		256Mbit Flash x 1	489	4	32	
MF0064M-11ATxx	64,094,208		256Mbit Flash x 2	978	4	32	
MF0128M-11ATxx	128,188,416		256Mbit Flash x 4	978	8	32	
MF0192M-11ATxx	192,151,552		256Mbit Flash x 6	733	16	32	
MF0256M-11ATxx	256,376,832	8/16	256Mbit Flash x 8	978	16	32	Type I
MF0320M-11ATxx	319,979,520		256Mbit Flash x 10	620	16	63	
MF0384M-11ATxx	384,491,520		256Mbit Flash x 12	745	16	63	
MF0448M-11ATxx	448,487,424		256Mbit Flash x 14	869	16	63	
MF0512M-11ATxx	512,483,328		256Mbit Flash x 16	993	16	63	

PIN ASSIGNMENT

PIN ASSIGNIMENT									
	PC Car	-	PC Card	I/O	IDE ATA				
Pin	Memory M		Mode	1.0	Interface				
	Signal	I/O	Signal	I/O	Signal	I/O			
1	GND	-	GND	-	GND	-			
2	D3	I/O	D3	I/O	D3	I/O			
3	D4	I/O	D4	I/O	D4	I/O			
4	D5	I/O	D5	I/O	D5	I/O			
5	D6	I/O	D6	I/O	D6	I/O			
6	D7	I/O	D7	I/O	D7	I/O			
7	CE1#	I	CE1#	I	CS0#	I			
8	A10	I	A10	-	N.U	-			
9	OE#	I	OE#	_	ATA SEL#	Ι			
10	N.C	-	N.C	-	N.C	-			
11	A9	I	A9	I	N.U	-			
12	A8	I	A8	ı	N.U	-			
13	N.C	-	N.C	-	N.C	-			
14	N.C	-	N.C	-	N.C	-			
15	WE#	I	WE#	I	WE#	I			
16	READY	0	IREQ#	0	INTRQ	0			
17	Vcc	-	Vcc	-	Vcc	-			
18	N.C	-	N.C	-	N.C	-			
19	N.C	-	N.C	-	N.C	-			
20	N.C	-	N.C	-	N.C	-			
21	N.C	-	N.C	-	N.C	-			
22	A7	I	A7	I	N.U	-			
23	A6	I	A6	ı	N.U	-			
24	A5	I	A5	I	N.U	-			
25	A4	I	A4	I	N.U	-			
26	A3	I	A3	I	N.U	-			
27	A2	I	A2	I	A2	I			
28	A1	I	A1	I	A1	I			
29	A0	I	A0	I	A0	I			
30	D0	I/O	D0	I/O	D0	I/O			
31	D1	I/O	D1	I/O	D1	I/O			
32	D2	I/O	D2	I/O	D2	I/O			
33	WP	0	IOIS16#	0	IOCS16#	0			
34	GND	-	GND	-	GND	-			

	1				1	
5.	PC Ca		PC Card I	/O	IDE AT	-
Pin	Memory N Signal	/lode I/O	Mode Signal	I/O	Interface	e I/O
		1/0		1/0	Signal	1/0
35	GND	-	GND	-	GND	-
36	CD1#	0	CD1#	0	CD1#	0
37	D11	I/O	D11	I/O	D11	I/O
38	D12	I/O	D12	I/O	D12	I/O
39	D13	I/O	D13	I/O	D13	I/O
40	D14	I/O	D14	1/0	D14	I/O
41	D15	I/O	D15	I/O	D15	I/O
42	CE2#	I	CE2#	ı	CS1#	I
43	VS1#	0	VS1#	0	VS1#	0
44	N.U	-	IORD#	ı	IORD#	I
45	N.U	-	IOWR#	ı	IOWR#	I
46	N.C	-	N.C	-	N.C	-
47	N.C	-	N.C	-	N.C	-
48	N.C	-	N.C	-	N.C	-
49	N.C	-	N.C	-	N.C	-
50	N.C	-	N.C	-	N.C	-
51	Vcc	-	Vcc	-	Vcc	-
52	N.C	-	N.C	-	N.C	-
53	N.C	-	N.C	-	N.C	-
54	N.C	-	N.C	-	N.C	-
55	N.C	-	N.C	-	N.C	-
56	CSEL	ı	CSEL	ı	CSEL	I
57	VS2#	0	VS2#	0	VS2#	0
58	RESET	ı	RESET	ı	RESET#	I
59	WAIT#	0	WAIT#	0	IORDY	0
60	N.U	-	INPACK#	0	INPACK#	0
61	REG#	I	REG#	ı	REG#	I
62	BVD2	0	SPKR#	0	DASP#	I/O
63	BVD1	0	STSCHG#	0	PDIAG#	I/O
64	D8	I/O	D8	I/O	D8	I/O
65	D9	I/O	D9	I/O	D9	I/O
66	D10	I/O	D10	I/O	D10	I/O
67	CD2#	0	CD2#	0	CD2#	0
68	GND	-	GND	-	GND	-

N.C = Not connected internally. N.U = Not used.


Signal Description

Signal Description			
Signal Name	I/O	Pin No.	Description
Address bus[A10-A0]	I	8, 11, 12, 22, 23, 24, 25, 26, 27, 28, 29	Signals A10-A0 are address bus. A0 is invalid in word mode. A10 is the MSB and A0 is the LSB.
Data bus[D15-D0]	I/O	41, 40, 39, 38, 37, 66, 65, 64, 6, 5, 4, 3, 2,32,31, 30	Signals D15-D0 are data bus. D0 is the LSB of the Even Byte of the Word. D8 is the LSB of the Odd Byte of the Word.
Card Enable[CE1#, CE2#] (PC Card Memory Mode) Card Enable[CE1#, CE2#] (PC Card I/O Mode) Chip Select[CS0#, CS1#] (IDE ATA Interface)	-	7, 42	In IDE ATA Interface, CS0# is used to select the Command Block Registers. CS1# is used to select the Control Block Registers.
Output Enable[OE#] (PC Card Memory Mode) Output Enable[OE#] (PC Card I/O Mode) ATA SEL# (IDE ATA Interface)	-	9	OE# is used to gate Attribute and Common Memory Read data from the ATA Card. OE# is used to gate Attribute Memory Read data from the ATA Card. To enable IDE ATA Interface, this input should be grounded by the host.
Write Enable[WE#] (PC Card Memory Mode) Write Enable[WE#] (PC Card I/O Mode) Write Enable[WE#] (IDE ATA Interface)	I	15	WE# is used for strobing Attribute and Common Memory Write data into the ATA Card. WE# is used for strobing Attribute Memory Write data into the ATA Card. This input should be connected Vcc by the host.
I/O Read[IORD#] (PC Card I/O Mode) I/O Read[IORD#] (IDE ATA Interface)	-	44	IORD# is used to read data from the Card's I/O space.
I/O Write[IOWR#] (PC Card I/O Mode) I/O Write[IOWR#] (IDE ATA Interface)	I	45	IOWR# is used to write data to the Card's I/O space.
Ready[READY] (PC Card Memory Mode) IREQ# (PC Card I/O Mode) INTRQ	0	16	READY signal is set high when the ATA Card is ready to accept a new data transfer operation. This signal of low level is indicates that the card is requesting software service to host, and high level indicates that the card is not requesting. This signal is active high interrupt request to the
(IDE ATA Interface) Card Detection[CD1#, CD2#]	0	36, 67	host. CD1# and CD2# provided for proper detection of
Write Protect[WP] (PC Card Memory Mode) IOIS16# (PC Card I/O Mode) IOCS16# (IDE ATA Interface)	0	33	PC Card insertion. This signal is held low because this card does not have a write protect switch. This output signal is asserted when the I/O port address is capable of 16-bit access.




Signal Description(Continued)

Signal Description(Continued)			
Signal Name	I/O	Pin No.	Description
Attribute Memory Select[REG#] (PC Card Memory Mode) Attribute Memory Select[REG#] (PC Card I/O Mode) Attribute Memory Select[REG#]		61	When this signal is asserted, access is limited to Attribute Memory with OE#/WE# and I/O Space with IORD#/IOWR#. This input signal is not used for this mode and
(IDE ATA Interface) Battery Voltage Detect[BVD2]	0	62	should be connected to Vcc by the host. This output is driven to a high-level.
(PC Card Memory Mode) Audio Digital Waveform[SPKR#] (PC Card I/O Mode)			SPKR# is kept negated because this Card does not have digital audio output.
DASP# (IDE ATA Interface)	I/O		This signal is the DISK Active/Slave Present signal in the Master/Slave handshake protocol.
Card Reset[RESET] (PC Card Memory Mode) Card Reset[RESET] (PC Card I/O Mode) Card Reset[RESET#]		58	By assertion of this signal, all registers of this Card are cleared. This signal should be kept to High-Z or High Level by the host for at least 1ms after Vcc applied. This input pin is the active low hardware reset from
(IDE ATA Interface) Wait[WAIT#] (PC card Memory Mode)	0	59	the host. This signal is asserted to delay completion of the memory or I/O access cycle.
Wait[WAIT#] (PC card I/O Mode) IORDY (IDE ATA Interface)			
Input Port Acknowledge[INPACK#] (PC Card I/O Mode) Input Port Acknowledge[INPACK#] (IDE ATA Interface)	0	60	This signal is asserted when the Card is selected and can respond to an I/O Read cycle at the address on the address bus.
Battery Voltage Detect[BVD1] (PC Card Memory Mode)	0	63	This output is driven to a high-level.
STSCHG# (PC Card I/O Mode)			This signal is asserted low to alert the host to changes in the status of Configuration Status Register in the Attribute Memory Space.
PDIAG# (IDE ATA Interface)	I/O		This signal is the Pass Diagnostic signal in the Master/Slave handshake protocol.
Voltage Sense[VS1, VS2]	0	43, 57	VS1 is grounded so that the Card CIS can be read at 3.3V and VS2 is N.C.
Cable Select[CSEL] (PC card Memory Mode)	-	56	This signal is not used for this mode.
Cable Select[CSEL] (PC card I/O Mode)	-		
Cable Select[CSEL] (IDE ATA Interface)	I		This signal is used to configure this Card as a Master or a Slave. When this signal is grounded, this Card is configured as a Master. When this signal is Open, this Card is configure as a Slave.
Vcc	-	17, 51	5V or 3.3V power.
GND	-	1, 34, 35, 68	Ground.



BLOCK DIAGRAM



MF0XXXX-11ATXX series ATA PC CARDS

FUNCTION TABLE

FUNCTION		1			,				1			
Function	REG#	CE2#	CE1#	A0	OE#	WE#	IORD#	IOWR#	D15-D8	D7-D0		
Attribute Me	Attribute Memory Read Function											
Standby	X	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z		
Duta Assess	L	Н	L	L	L	Н	Н	Н	High-Z	Even Byte		
Byte Access	L	Н	L	Н	L	Н	Н	Н	High-Z	Invalid		
Word Access	L	Ш	L	Х	L	Н	Н	Н	Invalid	Even Byte		
Odd Byte	L	L	Н	Х	L	Н	Н	Н	Invalid	High-Z		
Attribute Me	Attribute Memory Write Function											
Standby	X	Н	Н	Х	Х	Х	Х	Х	don't care	don't care		
Duta Assess	L	Н	L	L	Н	L	Н	Н	don't care	Even Byte		
Byte Access	L	Н	L	Н	Н	L	Н	Н	don't care	don't care		
Word Access	L	L	L	Х	Н	L	Н	Н	don't care	Even Byte		
Odd Byte	L	L	Н	Х	Н	L	Н	Н	don't care	don't care		
Common Me	mory Rea	ad Function	on									
Standby	X	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z		
Duta Assess	Н	Н	L	L	L	Н	Н	Н	High-Z	Even Byte		
Byte Access	Н	Н	L	Н	L	Н	Н	Н	High-Z	Odd Byte		
Word Access	Η	L	L	Х	L	Н	Н	Н	Odd Byte	Even Byte		
Odd Byte	Н	L	Н	Х	L	Н	Н	Н	Odd Byte	High-Z		
Common Me	mory Wri	te Function	on									
Standby	X	Н	Н	Х	Х	Х	Х	Х	don't care	don't care		
Duta Assess	Н	Н	L	L	Н	L	Н	Н	don't care	Even Byte		
Byte Access	Н	Н	L	Н	Н	L	Н	Н	don't care	Odd Byte		
Word Access	Н	L	L	Х	Н	L	Н	Н	Odd Byte	Even Byte		
Odd Byte	Η	L	Н	Х	Н	L	Н	Н	Odd Byte	don't care		
I/O Read Fun	ction											
Standby	Χ	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z		
Duta Assess	L	Н	L	L	Н	Н	L	Н	High-Z	Even Byte		
Byte Access	L	Н	L	Н	Н	Н	L	Н	High-Z	Odd Byte		
Word Access	L	L	L	Х	Н	Н	L	Н	Odd Byte	Even Byte		
Odd Byte	L	L	Н	Х	Н	Н	L	Н	Odd Byte	High-Z		
I/O Write Fur	nction											
Standby	Χ	Н	Н	Х	Х	Х	Х	Х	don't care	don't care		
Puto Acces	L	Н	L	L	Н	Н	Н	L	don't care	Even Byte		
Byte Access	L	Н	L	Н	Н	Н	Н	L	don't care	Odd Byte		
Word Access	L	L	L	X	Н	Н	Н	L	Odd Byte	Even Byte		
Odd Byte	_	L	Н	Х	Н	Н	Н	L	Odd Byte	don't care		

Memory mapped mode(Index=0)

REG#	CF2#	CF1#	Δ10	A9-A4	АЗ	A2	A1	A0		egister
INLO#	OLZπ	OL 1#	AIO	70 A4	AU	72	А	AU	OE#="L"	WE#="L"
1	0	0	0	Х	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	х	0	0	1	х	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
	U	U	U	Α	U	U	ı	^	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	1	0	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
1	1	0	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
1	0	1	0	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	0	0	0	х	0	1	0	x	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
'	Ü	Ů		^	U	'	Ü	^	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	1	0	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
1	1	0	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
1	0	1	0	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	0	0	0	х	0	1	1	х	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
	U	U	U	^	U	'	'	^	Status Register(D15-D8)	Command Register(D15-D8)
1	1	0	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
1	1	0	0	Х	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
1	0	1	0	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
1	0	0	0	Х	1	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	0	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)
1	0	0	0	х	1	1	0	x	invalid(D7-D0)	invalid(D7-D0)
'	·	_	·	^	•	-			Error Register(D15-D8)	Feature Register(D15-D8)
1	1	0	0	Х	1	1	0	0	invalid	invalid
1	1	0	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	х	1	1	1	х	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
-	·		·	^	•	-	•	^	Drive Address Register(D15-D8)	invalid
1	1	0	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
1	1	0	0	Х	1	1	1	1	Drive Address Register(D7-D0)	invalid
1	0	1	0	Х	1	1	1	Х	Drive Address Register(D15-D8)	invalid
1	0	0	1	Х	Х	Х	Х	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	1	Х	Χ	Χ	Х	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	1	Х	Χ	Х	Х	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	1	Х	Х	Х	Х	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)

MF0XXXX-11ATXX series ATA PC CARDS

Contigu	ious I/C	O Map(Index=1)					
REG#	CE2#	CE1#	A9-A4	А3	A2	A1	A0	Reg	gister
KEG#	CEZ#	CE1#	A9-A4	AS	AZ	AI	AU	IORD#="L"	IOWR#="L"
0	0	0	Х	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	Х	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	Х	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	х	0	0	1	х	Sector Count Register(D7-D0) Sector Number Register(D15-D8)	Sector Count Register(D7-D0) Sector Number Register(D15-D8)
0	1	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
0	1	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
0	0	1	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	0	0	х	0	1	0	х	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)
0	1	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
0	1	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
0	0	1	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	0	0	х	0	1	1	х	Drive Head Register(D7-D0) Status Register(D15-D8)	Drive Head Register(D7-D0) Command Register(D15-D8)
0	1	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
0	1	0	Х	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
0	0	1	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
0	0	0	Х	1	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
0	0	1	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)
0	0	0	х	1	1	0	х	invalid(D7-D0) Error Register(D15-D8)	invalid(D7-D0) Feature Register(D15-D8)
0	1	0	Х	1	1	0	0	invalid	invalid
0	1	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	x	1	1	1	х	Alt. Status Register(D7-D0) Drive Address Register(D15-D8)	Device Control Register(D7-D0) invalid
0	1	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	0	Х	1	1	1	1	Drive Address Register(D7-D0)	invalid
0	0	1	Х	1	1	1	Х	Drive Address Register(D15-D8)	invalid

Primary(Secondary) I/O(Index=2, 3)

REG#	CF2#	CF1#	A9-A4	А3	A2	A1	Α0	R	egister
IKLO#	OLZπ	OL 1#	A5 A4	7.0	7,2	Ai	Α0	IORD#="L"	IOWR#="L"
0	0	0	1Fh(17h)	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	1Fh(17h)	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	1Fh(17h)	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	1Fh(17h)	0	0	0	Χ	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	1Fh(17h)	0	0	1	х	Sector Count Register(D7-D0) Sector Number Register(D15-D8)	Sector Count Register(D7-D0) Sector Number Register(D15-D8)
0	1	0	1Fh(17h)	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
0	1	0	1Fh(17h)	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
0	0	1	1Fh(17h)	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	0	0	1Fh(17h)	0	1	0	х	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)
0	1	0	1Fh(17h)	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
0	1	0	1Fh(17h)	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
0	0	1	1Fh(17h)	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	0	0	1Fh(17h)	0	1	1	х	Drive Head Register(D7-D0) Status Register(D15-D8)	Drive Head Register(D7-D0) Command Register(D15-D8)
0	1	0	1Fh(17h)	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
0	1	0	1Fh(17h)	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
0	0	1	1Fh(17h)	0	1	1	Χ	Status Register(D15-D8)	Command Register(D15-D8)
0	0	0	3Fh(37h)	0	1	1	х	Alt. Status Register(D7-D0) Drive Address Register(D15-D8)	Device Control Register(D7-D0) invalid
0	1	0	3Fh(37h)	0	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	0	3Fh(37h)	0	1	1	1	Drive Address Register(D7-D0)	invalid
0	0	1	3Fh(37h)	0	1	1	Х	Drive Address Register(D15-D8)	invalid

IDE ATA Interface

CS1#	CS0#	A2-A0	Re	gister
C31#	C30#	AZ-AU	IORD#="L"	IOWR#="L"
1	0	0h	Data Register(D15-D0)	Data Register(D15-D0)
1	0	1h	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	2h	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
1	0	3h	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
1	0	4h	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
1	0	5h	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
1	0	6h	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
1	0	7h	Status Register(D7-D0)	Command Register(D7-D0)
0	1	6h	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	7h	Drive Address Register(D7-D0)	invalid

Configuration Register Specifications

Configuration Option Register

This register is used for the configuration of the card configuration status and for the issuing soft reset to the card.

D7	D6	D5	D4	D3	D2	D1	D0
SRESET	LevIREQ			Inc	lex		

Name	R/W	Description
SRESET	R/W	Setting this bit to "1", places the card in the reset state. When the host returns this bit to "0", the function shall enter the same unconfigured, reset state as the card does following a power-up and hardware reset.
LevIREQ	R/W	If this bit is set to "0", card generates pulse mode interrupt. If this bit is set to "1", card generates level mode interrupts.
Index	R/W	This bits is used for select operation mode of the card as follows. When Power on, Card Hard Reset and Soft reset, this data is "000000" for the purpose of Memory card interface recognition. Index: 0 -> Memory mapped 1 -> Contiguous I/O mapped 2 -> Primary I/O mapped 3 -> Secondary I/O mapped

Configuration and Status Register

This register is used for observing the card state.

D7	D6	D5	D4	D3	D2	D1	D0
Changed	SigChg	lois8	0	0	PwrDwn	Intr	0

Name	R/W	Description
Changed	R/O	This bit indicates that CREADY bit on the Pin Replacement register is set to "1". When Changed bit is set to "1", STSCHG# pin is held "L" if the SigChg bit is "1" and the card is configured for the I/O interface.
SigChg	R/W	This bit is set or reset by the host for enabling and disabling the status change signal(STSCHG# pin). When the card is configured I/O card interface and this bit is set to "1", STSCHG# pin is controlled by Changed bit. If this bit is set to "0", STSCHG# pin is kept "H".
lois8	R/W	This card is always configured for both 8-bit and 16-bit I/O, so this bit is ignored.
PwrDwn	R/W	When this bit is set to "1", the card enters Power Down mode. When this bit is reset to "0", the host is requesting the card to enter the active mode. RREADY bit on Pin Replacement Register becomes BUSY when this bit is changed. RREADY will not become Ready until the power state requested has been entered. This card automatically powers down when it is idle, and powers back up when it receives a command.
Intr	R/W	This bit represents the internal state of the interrupt request. This bit state is available whether I/O card interface has been configured or not. This signal remains true until the condition which caused the interrupt request has been serviced. If interrupts are disabled by the nIEN bit in the Device Control Register, this bit is a zero.

Pin Replacement Register

This register is used for providing the signal state of READY signal when the card configured I/O card interface

D7	D6	D5	D4	D3	D2	D1	D0
0	0	CREADY	0	1	1	RREADY	0

Name	R/W	Description
CREADY	R/W	This bit is set to "1" when the RREADY bit changes state. This bit may also be written by the host.
RREADY	R/W	When read, this bit indicates READY pin states. When written, this bit acts as a mask for writing the CREADY bit.

Socket and Copy Register

This register is used for identification of the card from the other cards. Host can read and write this register. This register should be set by host before this card's Configuration Option register set.


D7	D6	D5	D4	D3	D2	D1	D0		
0	Co	opy Numb	er	Socket Number					

Name	R/W	Description
Copy Number	R/W	This bit indicates the drive number of the card for twin card configuration. And the host can select and drive one card by comparing the number in this field with the drive number of Drive Head Register. In the way, the host can perform the card's master/slave organization.
Socket Number	R/W	This field indicates to the card that it is located in the n'th socket.


CIS Information

CIS informatoins are defined as follows.

Device Speed=1 : 250ns	epecific o WPS rmation ot used. epecific o WPS
Device Type	epecific o WPS rmation ot used. epecific o WPS
Device Type	rmation of used. specific o WPS
Device Type	rmation of used. specific o WPS
Device Speed=1 : 250ns	rmation of used. specific o WPS
O006h O1h O008h FFh	ot used. specific o WPS
Marks end of Device Info fields Other Conditions Device Info fields	ot used. specific o WPS
O00Ah	ot used. specific o WPS
O00Ch O4h TPL_LINK Link to next tuple	ot used. specific o WPS
O00Eh O2h EXT Reserved Vcc MWAIT EXT=0, Vcc=5.0V, Wait is not not provided by the conditions of the condit	specific o WPS
Device Type	specific o WPS
0010h D9h Device Type WPS Device Speed WPS=1 : No 0012h 01h 1x 2K 2kbytes of address space 0014h FFh Marks end of Other Conditions Device Info 0016h 1Ch CISTPL_DEVICE_OC Other Conditions Device info 0018h 04h TPL_LINK Link to next tuple 001Ah 02h EXT Reserved Vcc MWAIT EXT=0, Vcc=3.3V, Wait is n 001Ch D9h Device Type WPS Device Speed Device Type=Dh: Function 001Eh 01h 1x 2K 2kbytes of address space 0020h FFh Marks end of Other Conditions Device Info WPS=1 : No 0022h 18h CISTPL_JEDEC_C JEDEC Identifier Tuples 0024h 02h TPL_LINK Link to next tuple 0026h DFh JEDEC identifiers for irrest device info entry. PC Card ATA 0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any of the proper information.	o WPS
0012h 01h 1x 2K 2kbytes of address space 0014h FFh Marks end of Other Conditions Device Info 0016h 1Ch CISTPL_DEVICE_OC Other Conditions Device info 0018h 04h TPL_LINK Link to next tuple 001Ah 02h EXT Reserved Vcc MWAIT EXT=0, Vcc=3.3V, Wait is n 001Ch D9h Device Type WPS Device Speed WPS=1 : N 001Ch D9h Device Type WPS Device Speed WPS=1 : N 001Ch D9h Device Type WPS Device Speed WPS=1 : N 001Ch D9h Device Type WPS Device Speed WPS=1 : N 001Ch D9h Device Type WPS Device Speed WPS=1 : N 001Ch D9h Device Type WPS Device Speed WPS=1 : N 002Ch FFh Marks end of Other Conditions Device Info Device Speed=250ns WPS=1 : N 0022h 18h CISTPL_JEDEC_C JEDEC Identifier Tuples Link to next tuple 0024h 02h TPL_LINK Link to next tuple 002Ah 20h CISTPL_MANFID </td <td>rmation</td>	rmation
Marks end of Other Conditions Device Info	rmation
0016h 1Ch CISTPL_DEVICE_OC Other Conditions Device info 0018h 04h TPL_LINK Link to next tuple 001Ah 02h EXT Reserved Vcc MWAIT EXT=0, Vcc=3.3V, Wait is n 001Ch D9h Device Type WPS Device Speed Device Type=Dh: Function 001Ch D9h 1x 2K 2kbytes of address space 001Eh 01h 1x 2K 2kbytes of address space 0020h FFh Marks end of Other Conditions Device Info 0022h 18h CISTPL_JEDEC_C JEDEC Identifier Tuples 0024h 02h TPL_LINK Link to next tuple 0024h 02h JEDEC identifier for first device info entry. PC Card ATA 0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any of the properties of the	rmation
O018h O4h O2h EXT Reserved Vcc MWAIT EXT=0, Vcc=3.3V, Wait is nounced by the content of the con	mauon
O01Ah O2h EXT Reserved Vcc MWAIT EXT=0, Vcc=3.3V, Wait is in Device Type=Dh : Function WPS=1 : N Device Speed WPS Device Speed WPS=1 : N Device Speed=250ns	
Device Type	ot used
001Ch D9h Device Type WPS Device Speed WPS=1 : N 001Eh 01h 1x 2K 2kbytes of address space 0020h FFh Marks end of Other Conditions Device Info 0022h 18h CISTPL_JEDEC_C JEDEC Identifier Tuples 0024h 02h TPL_LINK Link to next tuple 0026h DFh JEDEC identifier for first device info entry. PC Card ATA 0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any of the composition of	
0020h FFh Marks end of Other Conditions Device Info 0022h 18h CISTPL_JEDEC_C JEDEC Identifier Tuples 0024h 02h TPL_LINK Link to next tuple 0026h DFh JEDEC identifier for first device info entry. PC Card ATA 0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any of the condition of the condit of the condition of the condition of the condition of the condi	o WPS
0022h 18h CISTPL_JEDEC_C JEDEC Identifier Tuples 0024h 02h TPL_LINK Link to next tuple 0026h DFh JEDEC identifier for first device info entry. PC Card ATA 0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any or	
0024h 02h TPL_LINK Link to next tuple 0026h DFh JEDEC identifier for first device info entry. PC Card ATA 0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any or an analyse of the properties of the	
0026h DFh JEDEC identifier for first device info entry. PC Card ATA 0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any or with no Vpp require for any or one of the properties. 002Ah 20h CISTPL_MANFID Manufacturer Identification T 002Ch 04h TPL_LINK Link to next tuple 002Eh 1Ch PC Card manufacturer code 001Ch 0030h 00h manufacturer information 0001h	
0028h 01h JEDEC identifiers for remaining device info entries. with no Vpp require for any of the control of the co	
002Ah 20h CISTPL_MANFID Manufacturer Identification T 002Ch 04h TPL_LINK Link to next tuple 002Eh 1Ch PC Card manufacturer code 001Ch 0030h 00h manufacturer information 0001h	
002Ch 04h TPL_LINK Link to next tuple 002Eh 1Ch PC Card manufacturer code 001Ch 0030h 00h manufacturer information 0001h	peration
002Eh 1Ch PC Card manufacturer code 001Ch 0030h 00h manufacturer information 0001h	uple
0030h 00h PC Card manufacturer code 001Ch 0032h 01h manufacturer information 0001h	
0030h 00h 0032h 01h manufacturer information 0001h	
manufacturer information 1 0001h	
0034h 00h Hariatadari Information 000 H	
0036h 15h CISTPL_VERS_1 Level 1 Version / Product Inf	ormation
0038h 1Ch TPL_LINK Link to next tuple	
003Ah 04h TPLLV1_MAJOR PCMCIA2.0 / JEIDA4.1	
003Ch 01h TPLLV1_MINOR PCMCIA2.0 / JEIDA4.1	
003Eh 4Dh M	
<u>0040h 49h</u>	
<u>0042h</u> <u>54h</u> T	
<u>0044h</u> <u>53h</u> S	
0046h 55h U	
0048h 42h B	
004Ah 49h I	
004Ch 53h S	
004Eh 48h H	
0050h 49h TPLLV1_INFO	
0052h 00h	
0054h 41h A	
0056h 54h T	
0058h 41h A	
005Ah 20h	
005Ch 43h C	
005Eh 41h A	
0060h 52h R	
0062h 44h D	
0064h 00h	



OBSPICE Data 7 6 5 4 3 2 1 0 Description	CIS Inf	ormati	on(Co	ntinuec	i)						
	Offset	Data	7	6	5	4	3	2	1	0	Description
	0066h	34h									4
DOSCH 30h DOSCH 30h DOSCH	0068h	2Eh									
	006Ah										0
D072h	$\overline{}$										0
DO72h											
0076h											
D076h								D			
0076h							_				
DOTAIN	0076h	04h				Card Fu	nction Co	de	ı	1	` '
	0078h	01h			Rese				ROM	POST	POST=1: Configure card at power on
Disk Function Extension Tuple Type								E			·
D080h	$\overline{}$						_				·
OBSAh 03h					Disk Fu				е		
0084h											
O086h O2h								Ε			·
	$\overline{}$										·
0088h	0086h	02h			Disk Fu	inction Ex	tension 1	Tuple Typ	e		
	0088h	04h		RFU		D	U	S		V	S=1 : Silicon U=0 : ID Drive Mfg/SN not Unique
008Ch 1Ah CISTPL_CONF Configuration Tuple 008Eh 05h TPL_LINK Link to next tuple 0090h 01h RFS RMS RAS RFS=0: No Reserved Field 0090h 01h RFS RMS RAS RMS=0: 18 byte Register Mask RAS=1: 2 Byte Config Base Address 0092h 03h TPCC_RADR (lsb) Configuration Registers are located 0094h 00h TPCC_RADR (lsb) Configuration Registers are located 0096h 02h TPCC_RADR (msb) at 200H in Reg Space 0098h 0Fh RFU RFU E S P C I First 4 Configuration Registers are located 0094h 1Bh CISTPL_CFTABLE_ENTRY Configuration Registers present COnfiguration Table Entry Tuple Configuration Table Entry Tuple Interface Space Interface Byte Follows, Default Entry, Configuration Index Interface Byte Follows, Default Entry, Configuration Index = 0 Interface Byte Follows, Default Entry, Configuration Index = 0 Interface Byte Follows, Default Entry, Configuration Index = 0 Interface Byte Follows, Default Entry, Configuration Index = 0 Interface Byte Follows, Default Entry, Confi	008Ah	0Fh	RFU	-	E	Ν	P3	P2	P1	P0	P1=1 : Standby Mode Supported P2=1 : Idle Mode Supported P3=1 : Drive Auto Power Control N=0 : No Configs exclude I/O port 3F7H/377H E=0 : Index bit is not emulated I=0 : IOIS16# use is Unspecified on
008Eh 05h TPL_LINK Link to next tuple 0090h 01h RFS RMS RAS RRS=0: 1 80 Reserved Field 0090h 03h RAS RMS=0: 1 80 ke Register Mask RAS=1: 2 80 the Config Base Address 0092h 03h TPCC_RADR (Isb) Configuration Registers are located 0096h 02h TPCC_RADR (msb) at 200H in Reg Space 0098h 0Fh RFU	008Ch	1Ah				CISTE	L CONF				
0090h 01h RFS RMS RAS RMS=0: 1 Byte Register Mask RAS=1: 2 Byte Config Base Address 0092h 03h TPCC_LAST Last Index = 3 0094h 00h TPCC_RADR (Isb) Configuration Registers are located 0096h 02h TPCC_RADR (msb) at 200H in Reg Space 0098h 0Fh RFU RFU E S P C I First 4 Configuration Registers present 009Ah 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 009Ch 08h TPL_LINK Link to next tuple 009Eh C0h I D Configuration Index Interface Byte Follows, Default Entry, Configuration Index = 0 00A0h 40h W R P B Interface Type Mem Interface; Bvd's and wProt not used for memory cycles. 00A2h A1h M MS IR IO T P Has Vcc, Mem Space and Misc Info 00A8h 05h X Mantissa Exponent Vcc Nominal is 5 Volts 00A8h	008Eh	05h									
0094h 00h TPCC_RADR (Isb) Configuration Registers are located 0096h 02h TPCC_RADR (msb) at 200H in Reg Space 0098h 0Fh RFU RFU RFU E S P C I First 4 Configuration Registers present 009Ah 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple Link to next tuple 009Ch 08h TPL_LINK Link to next tuple 009Eh COh I D Configuration Index Interface Byte Follows, Default Entry, Configuration Index = 0 00A0h 40h W R P B Interface Type Mem Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles. 00A2h A1h M MS IR IO T P Has Vcc, Mem Space and Misc Info 00A4h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00A6h 55h X Mantissa Exponent Vcc Nominal is 5 Volts	0090h	01h	R	FS		F	RMS			RAS	RMS=0 : 1 Byte Register Mask
0096h 02h TPCC_RADR (msb) at 200H in Reg Space 0098h 0Fh RFU RFU RFU E S P C I First 4 Configuration Registers present 009Ah 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple Configuration Table Entry Tuple 009Ch 08h TPL_LINK Link to next tuple 009Eh COh I D Configuration Index Configuration Index = 0 00A0h 40h W R P B Interface Type Mem Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles. 00A2h A1h M MS IR IO T P Has Vcc, Mem Space and Misc Info 00A4h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00A6h 55h X Mantissa Exponent Vcc Nominal is 5 Volts 00A8h 08h Length in 256 bytes pages (lsb) Length of Mem Space is 2 KB		03h					_				
0098h 0Fh RFU RFU RFU E S P C I First 4 Configuration Registers present 009Ah 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 009Ch 08h TPL_LINK Link to next tuple 009Eh C0h I D Configuration Index Interface Byte Follows, Default Entry, Configuration Index = 0 00A0h 40h W R P B Interface Type Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles. 00A2h A1h M MS IR IO T P Has Vcc, Mem Space and Misc Info 00A4h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00A6h 55h X Mantissa Exponent Vcc Nominal is 5 Volts 00AAh 08h Length in 256 bytes pages (lsb) Length of Mem Space is 2 KB 00AAh 09h Length in 256 bytes pages (msb) Starts at 0 on card <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>											
O09Ah				1			•		T		
009Ch 08h TPL_LINK Link to next tuple 009Eh C0h I D Configuration Index Interface Byte Follows, Default Entry, Configuration Index = 0 00A0h 40h W R P B Interface Type Mem Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles. 00A2h A1h M MS IR IO T P Has Vcc, Mem Space and Misc Info 00A4h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00A6h 55h X Mantissa Exponent Vcc Nominal is 5 Volts 00A8h 08h Length in 256 bytes pages (lsb) Length of Mem Space is 2 KB 00AAh 00h Length in 256 bytes pages (msb) Starts at 0 on card 00ACh 21h X RFU P RO A T Power Down, Twin Card supported. 00AEh 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple No Interface Byte, Non Default Entry, Configuratio			RFU	RFU					С		
Doctor D					CIS			NTRY			
Configuration Index = 0 OOA0h	009Ch	08h				TPL	_LINK				
00A0h40hWRPBInterface Typeused; Ready active and Wait not used for memory cycles.00A2hA1hMMSIRIOTPHas Vcc, Mem Space and Misc Info00A4h01hRDIPIAISIHVLVNVNominal Voltage Only Follows00A6h55hXMantissaExponentVcc Nominal is 5 Volts00A8h08hLength in 256 bytes pages (lsb)Length of Mem Space is 2 KB00AAh00hLength in 256 bytes pages (msb)Starts at 0 on card00ACh21hXRFUPROATPower Down, Twin Card supported.00AEh1BhCISTPL_CFTABLE_ENTRYConfiguration Table Entry Tuple00B0h05hTPL_LINKLink to next tuple00B2h00hIDConfiguration IndexNo Interface Byte, Non Default Entry, Configuration Index = 000B4h01hMMSIRIOTPHas Vcc Info00B6h01hRDIPIAISIHVLVNVNominal Voltage Only Follows00B8hB5hXMantissaExponentVcc Nominal is 3.3 Volts	009Eh	C0h	I	D			Configu	ration Ind	ex		Configuration Index = 0
00A4h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00A6h 55h X Mantissa Exponent Vcc Nominal is 5 Volts 00A8h 08h Length in 256 bytes pages (lsb) Length of Mem Space is 2 KB 00AAh 00h Length in 256 bytes pages (msb) Starts at 0 on card 00ACh 21h X RFU P RO A T Power Down, Twin Card supported. 00AEh 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 00B0h 05h TPL_LINK Link to next tuple 00B2h 00h I D Configuration Index No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts	00A0h	40h	W	R	Р	В		Interfa	асе Туре		used; Ready active and Wait not used
00A6h 55h X Mantissa Exponent Vcc Nominal is 5 Volts 00A8h 08h Length in 256 bytes pages (lsb) Length of Mem Space is 2 KB 00AAh 00h Length in 256 bytes pages (msb) Starts at 0 on card 00ACh 21h X RFU P RO A T Power Down, Twin Card supported. 00AEh 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 00B0h 05h TPL_LINK Link to next tuple 00B2h 00h I D Configuration Index No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts						IR					
00A8h 08h Length in 256 bytes pages (lsb) Length of Mem Space is 2 KB 00AAh 00h Length in 256 bytes pages (msb) Starts at 0 on card 00ACh 21h X RFU P RO A T Power Down, Twin Card supported. 00AEh 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 00B0h 05h TPL_LINK Link to next tuple 00B2h 00h I D Configuration Index No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts				DI			SI	HV			<u> </u>
00AAh 00h Length in 256 bytes pages (msb) Starts at 0 on card 00ACh 21h X RFU P RO A T Power Down, Twin Card supported. 00AEh 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 00B0h 05h TPL_LINK Link to next tuple No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts			Х						Expone	nt	
00ACh 21h X RFU P RO A T Power Down, Twin Card supported. 00AEh 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 00B0h 05h TPL_LINK Link to next tuple 00B2h 00h I D Configuration Index No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts											
00AEh 1Bh CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple 00B0h 05h TPL_LINK Link to next tuple 00B2h 00h I D Configuration Index No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts							, 	es (msb)			
00B0h 05h TPL_LINK Link to next tuple 00B2h 00h I D Configuration Index No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts			Х	RFU					T		
00B2h 00h I D Configuration Index No Interface Byte, Non Default Entry, Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts					CIS			NTRY			7
OOB2H OOH I D Configuration Index Configuration Index = 0 00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts	00B0h	05h									
00B4h 01h M MS IR IO T P Has Vcc Info 00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts	00B2h	00h	1	I D Configuration Index							
00B6h 01h R DI PI AI SI HV LV NV Nominal Voltage Only Follows 00B8h B5h X Mantissa Exponent Vcc Nominal is 3.3 Volts	00B4h	01h	M	M	S	IR	Ю	Т		Р	
				DI	PI	Al	SI	HV	LV	NV	
00BAh 1Fh Evtension	00B8h	B5h	X		Man				Expone	nt	Vcc Nominal is 3.3 Volts
LAGISIOII	00BAh	1Eh				Ext	ension				



CIS Inf	ormati	ion(Coi	ntinued	l)							
Offset	Data	7	6	5	4	3	2	1		0	Description
00BCh	1Bh			CIS	TPL_CF	ΓABLE_E	NTRY				Configuration Table Entry Tuple
00BEh	0Ah				TPL	_LINK					Link to next tuple
00C0h	C1h	I	D			Configur	ation Ind	эх			Interface Byte Follows, Default Entry, Configuration Index = 1
00C2h	41h	W	R	Р	В		Interface Type			I/O Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles.	
00C4h	99h	М	M	S	IR	10	T		Р		Has Vcc, I/O, IRQ and Misc Info
00C6h	01h	R	DI	PI	Al	SI	HV	LV		NV	Nominal Voltage Only Follows
00C8h	55h	Χ		Man	tissa			Expone	nt		Vcc Nominal is 5 Volts
00CAh	64h	R	S	Е		I	O AddrLi	nes			I/O : Range=0, Bus16=1, Bus8=1, IO AddrLines=4
00CCh	F0h	S	Р	L	М		Level	or Mask			Share=1, Pulse=1, Level=1, Mask=1
00CEh	FFh	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	I	RQ0	IRQ Level to be routed 0 - 15
00D0h	FFh	IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	- 1	RQ8	recommended.
00D2h	21h	X	RFU	Р	RO	Α		T			Power Down, Twin Card supported.
00D4h	1Bh			CIS		TABLE_E	NTRY				Configuration Table Entry Tuple
00D6h	05h				TPL	_LINK					Link to next tuple
00D8h	01h	I	D			Configur	ation Ind	ех			No Interface Byte, Non Default Entry, Configuration Index = 1
00DAh	01h	М	M	S	IR	10	Т		Р		Has Vcc Info
00DCh	01h	R	DI	PI	ΑI	SI	HV	LV		NV	Nominal Voltage Only Follows
00DEh	B5h	Χ		Man	tissa			Expone	nt		Vcc Nominal is 3.3 Volts
00E0h	1Eh	Extension									
00E2h	1Bh	CISTPL_CFTABLE_ENTRY					Configuration Table Entry Tuple				
00E4h	0Fh	TPL_LINK					Link to next tuple				
00E6h	C2h	I	D		Configuration Index						Interface Byte Follows, Default Entry, Configuration Index = 2
00E8h	41h	W	R	Р	В		Interfa	ace Type			I/O Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles.
00EAh	99h	М	M	S	IR	IO	Т		Р		Has Vcc, I/O, IRQ and Misc Info
00ECh	01h	R	DI	PI	ΑI	SI	HV	LV		NV	Nominal Voltage Only Follows
00EEh	55h	Х		Man	tissa			Expone	nt		Vcc Nominal is 5 Volts
00F0h	EAh	R	S	E		I	O AddrLi	nes			I/O : Range=1, Bus16=1, Bus8=1, IO AddrLines=10
00F2h	61h	L	S	А	S		NF	anges			Number of Address Ranges = 2 Address Size = 2 Length Size = 1
00F4h	F0h					e Address					First I/O Base Address = 1F0h
00F6h	01h					Address	\ - /				
00F8h	07h					ength min					First I/O Range is 8 Byte Length
00FAh	F6h					se Addre					Second I/O Base Address = 3F6h
00FCh	03h					se Addres					
00FEh	01h			Sec	cond I/O	Length m	inus 1				Second I/O Range is 2 Byte Length
0100h	EEh	S	Р	L	М		IRC) Level			Share=1, Pulse=1, Level=1, Mask=0, IRQ14 is recommended.
0102h	21h	Χ	RFU	Р	RO	Α		Т			Power Down, Twin Card supported.
0104h	1Bh			CIS		TABLE_E	NTRY				Configuration Table Entry Tuple
0106h	05h	ļ			TPL	_LINK					Link to next tuple
0108h	02h	I	D			Configur	ation Ind	ех			No Interface Byte, Non Default Entry, Configuration Index = 2
010Ah	01h	М	М		IR	10	T		Р		Has Vcc Info
010Ch	01h	R	DI	PI	ΑI	SI	HV	LV		NV	Nominal Voltage Only Follows
010Eh	B5h	X		Man				Expone	nt		Vcc Nominal is 3.3 Volts
0110h	1Eh				Ext	ension					

CIS Information(Continued)

CIS Inf	ormati	on(Coi	ntınuec	1)						
Offset	Data	7	6	5	4	3	2	1	0	Description
0112h	1Bh			CIS	TPL_CF	ΓABLE_E	NTRY			Configuration Table Entry Tuple
0114h	0Fh				TPL	_LINK				Link to next tuple
0116h	C3h	1	D			Configur	ation Inde	эх		Interface Byte Follows, Default Entry, Configuration Index = 3
0118h	41h	W	R	Р	В		Interfa	ace Type		I/O Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles.
011Ah	99h	М	M	S	IR	Ю	Т		Р	Has Vcc, I/O, IRQ and Misc Info
011Ch	01h	R	DI	PI	ΑI	SI	HV	LV	NV	Nominal Voltage Only Follows
011Eh	55h	Х		Man	tissa			Expone	nt	Vcc Nominal is 5 Volts
0120h	EAh	R	S	Е		ı	O AddrLi	nes		I/O : Range=1, Bus16=1, Bus8=1, IO AddrLines=10
0122h	61h	L	S	А	S		N R	anges		Number of Address Ranges = 2 Address Size = 2 Length Size = 1
0124h	70h			First	t I/O Base	Address	First I/O Base Address = 170h			
0126h	01h			First	I/O Base					
0128h	07h	First I/O Length minus 1								First I/O Range is 8 Byte Length
012Ah	76h			Secor	nd I/O Ba	se Addre	ss (LSB)			Second I/O Base Address = 376h
012Ch	03h			Secor	nd I/O Bas	se Addres	ss (MSB)			
012Eh	01h			Sec	cond I/O I	Length m	inus 1			Second I/O Range is 2 Byte Length
0130h	EEh	S	Р	L	М		IRC	Level		Share=1, Pulse=1, Level=1, Mask=0, IRQ14 is recommended.
0132h	21h	Χ	RFU	Р	RO	Α		Т		Power Down, Twin Card supported.
0134h	1Bh			CIS	TPL_CF	ΓABLE_E	NTRY			Configuration Table Entry Tuple
0136h	05h				TPL	_LINK				Link to next tuple
0138h	03h	I	D			Configur	ation Inde	эх		No Interface Byte, Non Default Entry, Configuration Index = 3
013Ah	01h	М	M	S	IR	IO	ТР		Р	Has Vcc Info
013Ch	01h	R	DI	PI	ΑI	SI	HV	LV	NV	Nominal Voltage Only Follows
013Eh	B5h	Χ		Man				Expone	nt	Vcc Nominal is 3.3 Volts
0140h	1Eh	Extension								
0142h	14h				CISTPL	_NO_LIN		No Link Tuple		
0144h	00h				TPL		Link to next tuple			
0146h	FFh			-	CISTI	PL_END		End of List Tuple		

ATA Register Specifications

Data Register

This register is a 16 bit register which is used to transfer data blocks between the card data buffer and the host. Data may be transferred by either a series of word accesses to the Data register or a series of byte accesses to the Data register.

I	D15	D14	D13	D12	D11	D10	D9	D8	
ı	Data Word								
ſ	Odd Data Byte								

D7	D6	D5	D4	D3	D2	D1	D0	
Data Word								
Data Byte								

Error Register

This register contains additional information about the source of an error which has occurred in processing of the preceding command. This register should be checked by the host when ERR bit in the Status register is set. The Error register is a read only register.

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMN F

Field	function
BBK	This bit is set when a Bad Block is detected in requested ID field. Host can not read/write on data area that is marked as a Bad Block.
UNC	This bit is set when Uncorrectable error is occurred at reading the card.
IDNF	The requested sector ID is in error or cannot be found.
ABRT	This bit is set if the command has been aborted because of the card status condition. (Not ready, Write fault, etc.) or when an invalid command has been issued.
AMNF	This bit is set in case of a general error.

Feature Register

This register is written by the host to provide command specific information to the drive regarding features of the drive which the host wish to utilize. The Feature register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
			Feature	e byte			

Sector Count Register

This register is written by the host with the number of sectors or blocks to be processed in the subsequent command. After the command is complete, the host may read this register to obtain the count of sectors left unprocessed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
			Sector	Count			

Sector Number Register

This register is written by the host with the starting sector number to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the final sector number from this register. When logical block addressing is used, this register is written by the host with bit7 to 0 of the starting logical block number and contains bit7 to 0 of the final logical block number after the command is complete.

D7	D6	D5	D4	D3	D2	D1	D0	
Sector Number								
Logical Block Number bits A07-A00(LBA Addressing)								

Cylinder Low Register

This register is written by the host with the low-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the low-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits15 to 8 of the starting logical block number and contains bits15 to 8 of the final logical block number after the command complete.

D7	D6	D5	D4	D3	D2	D1	D0		
	Cylinder Low Byte								
	Logical Block Number bits A15-A08(LBA Addressing)								

Cylinder High Register

This register is written by the host with the high-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the high-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits 23 to 16 of the starting logical block number and contains bits23 to 16 of the final logical block number after the command is complete.

D7	D6	D5	D4	D3	D2	D1	D0		
	Cylinder High Byte								
	Logical Block Number bits A23-A16(LBA Addressing)								

Drive/Head Register

The Drive/Head register is used to specify the selected drive of a pair of drives sharing a set of registers.

D7	D6	D5	D4	D3	D2	D1	D0
Х	LBA	X	DRV	HS3	HS2	HS1	HS0
				LBA27	LBA26	LBA25	LBA24

Field	function
X	Undefined . "0" or "1".
LBA	This bit is "0" for CHS addressing and "1" for Logical Block addressing.
DRV	This bit is number of the drive which the host has selected. When DRV is cleared, Drive0 is selected. When DRV is set, Drive1 is selected. The card is selected to be Drive0 or to be Drive1 using the "Copy" field of the PC Card Socket Copy Register.
HS3-0 LBA27-24	HS3-0 of the head number in CHS addressing or LBA27-24 of the Logical Block Number in LBA addressing.

Status and Alternate Status Registers

The Status register and the Alternate Status register return the card status when read by the host. Reading the Status register clears a pending interrupt request while reading the Alternate Status register does not. The Status register and the Alternate Status register are read only registers.

D7	D6	D5	D4	D3	D2	D1	D0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

Field	function
BSY	This bit is set when the card internal operation is executing. When this bit is set to "1", other bits in this register are invalid.
DRDY	DRDY indicates whether the card is capable of performing card operations.
DWF	This bit, if set, indicates a write fault has occurred.
DSC	This bit is set when the drive seek complete.
DRQ	This bit is set when the information can be transferred between the host and Data register.
CORR	This bit is set when a correctable data error has been occurred and the data has been corrected.
IDX	This bit is always set to "0".
ERR	This bit is set when the previous command has ended in some type of error. The error information is set in the other Status register bits or Error register. This bit is cleared by the next command.

Command Register

The Command register contains the command code being sent to the device. Command execution begins immediately after this register is written. The Command register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
			Comn	nand			

Device Control Register

This register is used to control the card interrupt request and to issue a soft reset to the card. The Device Control register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Χ	Х	1	SRST	nIEN	0

Field	function
X	don't care.
1	This bit is set to "1".
SRST	This bit is set to "1" in order to force the card to perform a Command Block Reset operation. This does not change the Card Configuration registers as a Hardware Reset does. The card remains in Reset until this bit is reset to "0".
nIEN	This bit is used for enabling IREQ#. When this bit is set to "0", IREQ# is enabled. When this bit is set to "1", IREQ# is disabled.
0	This bit is set to "0".

Drive Address Register

This register is provided for compatibility with the AT disk drive interface.

D7	D6	D5	D4	D3	D2	D1	D0
Х	nWT		nHS	63-0		nDS1	nDS0
	G						

Field	function
Х	This bit is unknown.
nWTG	This bit is set to "0" when a Flash write operation is in progress, otherwise it is set to "1".
nHS3-0	These bits is the negative value of Head Select bits in Drive/Head register.
nDS1	This bit is set to "0" when Slave drive is active and selected.
nDS0	This bit is set to "0" when Master drive is active and selected.

ATA Command Specifications

This table summarizes the ATA command set with the paragraphs. Following shows the support commands and command codes which are written in command registers.

Command	Code	FR	SC	SN	CY	DR	HD
Check Power Mode	98h, E5h					у	
Execute Drive Diagnostic	90h					у	
Erase Sector(s)	C0h		у	У	У	у	у
Format Track	50h		у		У	у	у
Identify Drive	ECh					у	
Idle	97h, E3h		у			у	
Idle Immediate	95h, E1h					у	
Initialize Drive Parameters	91h		у			у	У
Read Buffer	E4h					у	
Read Long Sector	22h, 23h			У	у	у	У
Read Multiple	C4h		у	У	у	у	У
Read Sector(s)	20h, 21h		у	У	у	у	У
Read Verify Sector(s)	40h, 41h		у	У	У	у	У
Recalibrate	1xh					у	
Request Sense	03h					у	
Seek	7xh			У	У	у	У
Set Features	EFh	У	у			у	
Set Multiple mode	C6h		у			у	
Set Sleep Mode	99h, E6h					у	
Standby	96h, E2h					у	
Standby Immediate	94h, E0h					у	
Translate Sector	87h		у	У	У	у	У
Wear Level	F5h					у	
Write Buffer	E8h					у	
Write Long Sector	32h, 33h			У	у	у	У
Write Multiple	C5h		у	У	У	У	У
Write Multiple without Erase	CDh		у	У	у	у	У
Write Sector(s)	30h, 31h		у	У	у	у	У
Write Sector without Erase	38h		у	У	у	у	У
Write Verify	3Ch		у	У	у	у	У
ED : Footure Pogister		00.0	ootor Co	Daai	-4		

FR : Feature Register, SN : Sector Number Register, DR Drive bit of Drive/Head Register, SC : Sector Count Register, CY : Cylinder Low/High Register, HD : Head No. of Drive/Head Register,

Check Power Mode(98h, E5h)

This command checks the power mode.

Execute Drive Diagnostic(90h)

This command performs the internal diagnostic tests implemented by the card.

Erase Sector(s)(C0h)

This command is used to pre-erase and condition data sectors in advance of a Write without Erase or Write Multiple without Erase command.

Format Track(50h)

This command writes the desired head and cylinder of the selected drive with a FFh pattern.

Identify Drive(ECh)

This command enables the host to receive parameter information from the card. (Refer to the Identify Drive Information table.)

Idle(97h, E3h)

This command causes the card to set BSY, enter the Idle mode, clear BSY and generate an interrupt. If the sector count is non-zero, the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled.

Idle Immediate(95h, E1h)

This command causes the card to set BSY, enter the idle mode, clear BSY and generate an interrupt.

Initialize Drive Parameters(91h)

This command allows the host to alter the number of sectors per track and the number of heads per cylinder.

Read Buffer(E4h)

This command enables the host to read the current contents of the card's sector buffer.

Read Long Sector(22h, 23h)

This command is similar to the Read Sector(s) command except the contents of the Sector Count register are ignored and only one sector is read. The 512 data bytes and 4 ECC bytes are read into the buffer(with no ECC correction) and then transferred to the host.

Read Multiple(C4h)

This command performs similarly to the Read Sector(s) command. Interrupt are not generated on each sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

Read Sector(s)(20h, 21h)

This command transfers data from the card to the host. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

Read Verify Sector(s)(40h, 41h)

This command is identical to the Read Sector(s) command, except that DRQ is not asserted, and no data is transferred to the host.

Recalibrate(1xh)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.

Request Sense(03h)

This command requests extended error information for the previous command.

Seek(7xh)

This command is supported for backward compatibility. Although this command has no actual function, it does perform a range check of valid track, and posts an IDNF error if the Head or Cylinder specified are out of bounds.

Set Features(EFh)

This command is used by the host to establish or select certain features.

Set Multiple Mode(C6h)

This command enables the card to perform Read and Write Multiple operations and establishes the block count for these commands. This card supports 1 sector block size.

Set Sleep Mode(99h, E6h)

This command causes the card to set BSY, enter the Sleep mode, clear BSY and generate an interrupt.



Standby(96h, E2h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

Standby Immediate(94h, E0h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

Translate Sector(87h)

This command allows the host to know the number of times an user sector has been erased and programmed. This card doesn't support the Hot Count value.

Wear Leveling(F5h)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.

Write Buffer(E8h)

This command enables the host to overwrite contents of the card's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 bytes.

Write Long Sector(32h, 33h)

This command is similar to the Write Sector(s) except the contents of the Sector Count register are ignored and only one sector is written. The 512 data bytes and 4 ECC bytes are transferred from the host and then written from the buffer to the flash.

Write Multiple(C5h)

This command is similar to the Write Sector(s) command. Interrupts are not presented on each sector, but on the transfer of a block which contains the number of sectors defined by Set Multiple command.

Write Multiple without Erase(CDh)

This command is similar to the Write Multiple command. The sectors should be pre-erased with the Erase Sector command before this command is issued. If the sector is not pre-erased, Write Multiple command operation will occur.

Write Sector(s)(30h, 31h)

This command transfers data from the host to the card. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

Write Sector without Erase(CDh)

This command is similar to the Write Sector(s) command. The sectors should be pre-erased with the Erase Sector command before this command is issued. If the sector is not pre-erased, Write Sector command operation will occur.

Write Verify(3Ch)

This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written.

Identify Drive Information

Word Address	Data			Description
0	848Ah	Gener	al confi	iguration bit-significant information
		15	1	Non-rotating disk drive
		14	0	Format speed tolerance gap not required
		13	0	Track offset option not available
		12	0	Data strobe offset option not available
		11	0	Rotational speed tolerance is < 0.5%
		10	1	Disk transfer rate > 10Mbs
		9	0	10Mbs <= Disk transfer rate > 5Mbs
		8	0	Disk transfer rate <= 5Mbs
		7	1	Removable cartridge drive
		6	0	Not a fixed drive
		5	0	Spindle motor control option not implemented
		4	0	Head switch time > 15us
		3	1	Not MFM encoded
		2	0	Not soft sectored
		1	1	Hard sectored
		0	0	Reserved
1	xxxxh			ylinders
I	XXXXII			MB:03D2, 128MB:03D2, 192MB:02DD, 256MB:03D2,
				884MB:02E9, 448MB:0365, 512MB:03E1
2	0000h	Reser		
3	00xxh			eads(32MB:04, 64MB:04, 128MB:08, 192 - 256MB:10)
4	0000h			nformatted bytes per track
5	0200h			formatted bytes per sector
6	00xxh			ectors per track(32 – 256MB:20, 320 – 512MB:3F)
7-8	xxxxh, xxxxh			ectors per card (word 7 = MSW, word 8 = LSW)
7-0	***************************************			0, 64MB:0001E900, 128MB:0003D200,
				00, 256MB:0007A400, 320MB:00098940,
				70, 448MB:000D5DB0, 512MB:000F45F0
9	0000h	Reserv	ved	
10-19	2020h	Reserv	ved	
20	0001h	Buffer	type: S	Single ported, single-sector, w/o read cache
21	0001h	Buffer	size, in	n 512 byte increments
22	0004h	ECC le	ength u	sed on Read and Write Long command
23-26	xxxxh	Firmw	are rev	ision, 8 ASCII characters
27-46	xxxxh			er, 40 ASCII characters.(32MB:MF0032M-11AT)
47	0001h			ock Count=1 for Read/write Multiple commands
48	0000h			rm doubleword I/O
49	0200h			LBA supported, DMA not supported
50	0000h	Reser		
51	0200h			cle timing mode 2
52	0000h			not supported
53	0001h			are valid
54	xxxxh			urrent Cylinders
55	xxxxh			urrent Heads
56	xxxxh			urrent Sectors per Track
57	xxxxh			Current Capacity in Sectors
				· ,
58	xxxxh			Current Capacity in Sectors
59	010xh			ng for Block Count for R/W Multiple commands
60	xxxxh			otal number of user addressable LBA mode
61	xxxxh			otal number of user addressable LBA mode
62-255	0000h	Reserv	∕ed	



MF0XXXX-11ATXX series
ATA PC CARDS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~6.2	V
Vi	Input voltage	With respect to GND	-0.3~V _{CC} +0.3	V
Vo	Output voltage		-0.3~V _{CC} +0.3	V
T_{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-10~80	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits				
Symbol	i didilicici	Min.	Тур.	Max.	Unit	
V _{CC} (5V)	V _{CC} Supply voltage	4.5	5.0	5.5	V	
V _{CC} (3.3V)	V _{CC} Supply voltage	3.135	3.3	3.465	V	
GND	System ground		0		V	
V_{IH}	High input voltage	0.7V _{CC}		V _{CC}	V	
V_{IL}	Low input voltage	0		0.8	V	


DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, VCC=5V±10% or VCC=3.3V±5%, unless otherwise noted)

			`	·			Liı	mits			
Symbol	Parameter	Test Condition		Min.		Тур.		Max.		Unit	
					3.135V	4.5V	3.3V	5.0V	3.465V	5.5V	
V _{OH}	High output voltage	*	I _{OH} =3mA (3.135V) READY, INPACK#, BVD1, BVD2		0.8V	СС			-		V
		I _{OH} =6mA (3.135 8mA (4.5\	,	the other outputs							
V _{OL}	V _{OL} Low output voltage		I _{OL} =-3mA (3.135V) READY, INPACK#, BVD1, BVD2		-				0.4		V
		I _{OL} =-6mA (3.135V) -8mA (4.5V)		the other outputs							
l _{OZ}	Output current in off state	CE1#=CE2#=	V_{IH}	D15-D0	-				±1	0	μA
I _{CCR}	Active supply current (Read)	Output open					30	35			
	Active supply			32MB			50	55	100	125	mA
Iccw	current (Write)			64MB			60	65			
current (write)			12	8 - 512MB			90	100			
Iccs	Standby current (Auto power down)	REG# = CE1# = CE2# = Vcc OE# = IORD# = Vcc WE# = IOWR# = Vcc A0-A10 = GND				0.15	0.20	3.0	4.0	mA	

CAPACITANCE

Symbol	Parameter	Test Condition		Unit		
Symbol Farameter		rest condition	Min.	Тур.	Max.	Offic
Сі	Input capacitance	V _I =GND, V _I =25mVrms, f=1 MHz, Ta=25°C			45	pF
Co	Output capacitance	Vo=GND, Vo=25mVrms, f=1 MHz, Ta=25°C			45	

Note: These parameters are not 100% tested.



AC ELECTRICAL CHARACTERISTICS

MEMORY TIMING

Read Cycle[Attribute] (Ta=0~70°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

Symbol	Parameter		Unit		
Symbol	i didiffetei	Min.	Тур.	Max.	Offic
tcR	Read cycle time	300			ns
ta(A)	Address access time			300	ns
ta(CE)	Card enable access time			300	ns
ta(OE)	Output enable access time			150	ns
tdis(CE)	Output disable time (from CE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(CE)	Output enable time (from CE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tV(A)	Data valid time (after address change)	0			ns


Read Cycle[Common] (Ta=0~70°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

Symbol	Parameter		Unit		
Symbol	Falametei	Min.	Тур.	Max.	Offic
tcR	Read cycle time	250			ns
ta(A)	Address access time			250	ns
ta(CE)	Card enable access time			250	ns
ta(OE)	Output enable access time			125	ns
tdis(CE)	Output disable time (from CE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(CE)	Output enable time (from CE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tV(A)	Data valid time after address change	0			ns


Write Cycle[Common] (Ta=0~70°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Тур.	Max.	Offic
tcW	Write cycle time	250			ns
tw(WE)	Write pulse width	150			ns
tsu(A)	Address setup time	30			ns
tsu(A-WEH)	Address setup time with respect to WE high	180			ns
tsu(CE-WEH)	Card enable setup time with respect to WE high	180			ns
tsu(D-WEH)	Data setup time with respect to WE high	80			ns
th(D)	Data hold time	30			ns
trec(WE)	Write recovery time	30			ns
tdis(WE)	Output disable time (from WE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(WE)	Output enable time (from WE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tsu(OE-WE)	OE set up time with respect to WE low	10			ns
th(OE-WE)	OE hold time with respect to WE high	10			ns

MEMORY TIMING DIAGRAM Read Cycle



Write Cycle



I/O READ (INPUT) TIMING

I/O READ (INFOT) TIMING					
Symbol	Parameter	LI	Limit		
		Min	Max	Unit	
td(IORD)	Data Delay after IORD#		100	ns	
th(IORD)	Data Hold following IORD#	0		ns	
tw(IORD)	IORD# Width Time	165		ns	
tsuA(IORD)	Address Setup before IORD#	70		ns	
thA(IORD)	Address Hold following IORD#	20		ns	
tsuCE(IORD)	CE# Setup before IORD#	5		ns	
thCE(IORD)	CE# Hold following IORD#	20		ns	
tsuREG(IORD)	REG# Setup before IORD#	5		ns	
thREG(IORD)	REG# Hold following IORD#	0		ns	
tdfINPACK(IORD)	INPACK# Delay Falling from IORD#	0	45	ns	
tdrINPACK(IORD)	INPACK# Delay Rising from IORD#		45	ns	
tdfIOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns	
tdrIOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns	


The maximum load on INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.

I/O WRITE (OUTPUT) TIMING


Symbol	Parameter	Lir	Unit	
		Min	Max	UIIIL
tsu(IOWR)	Data Setup before IOWR#	60		ns
th(IOWR)	Data Hold following IOWR#	30		ns
tw(IOWR)	IOWR# Width Time	165		ns
tsuA(IOWR)	Address Setup before IOWR#	70		ns
thA(IOWR)	Address Hold following IOWR#	20		ns
tsuCE(IOWR)	CE# Setup before IOWR#	5		ns
thCE(IOWR)	CE# Hold following IOWR#	20		ns
tsuREG(IOWR)	REG# Setup before IOWR#	5		ns
thREG(IOWR)	REG# Hold following IOWR#	0		ns
tdflOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns
tdrIOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns

The maximum load on INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.

I/O READ (INPUT) TIMING DIAGRAM



I/O WRITE (OUTPUT) TIMING DIAGRAM



IDE ATA TIMING(Mode 2) IDE ATA I/O READ (INPUT) TIMING

Symbol	Parameter	Lir	Unit		
Symbol	Falametei	Min	Max		
td(IORD)	Data Delay after IORD#		50	ns	
th(IORD)	Data Hold following IORD#	5		ns	
tw(IORD)	IORD# Width Time	70		ns	
tsuA(IORD)	Address Setup before IORD#	25		ns	
thA(IORD)	Address Hold following IORD#	10		ns	
tsuCS(IORD)	CS# Setup before IORD#	5		ns	
thCS(IORD)	CS# Hold following IORD#	10		ns	
tdfIOCS16(ADR)	IOCS16# Delay Falling from Address		35	ns	
tdrIOCS16(ADR)	IOCS16# Delay Rising from Address		35	ns	


The maximum load on IOCS16# are 1 LSTTL with 50 pF total load.

IDE ATA I/O WRITE (OUTPUT) TIMING


Symbol	Parameter	Lir	Unit	
	Falanetei	Min	Max	Offic
tsu(IOWR)	Data Setup before IOWR#	20		ns
th(IOWR)	Data Hold following IOWR#	10		ns
tw(IOWR)	IOWR# Width Time	70		ns
tsuA(IOWR)	Address Setup before IOWR#	25		ns
thA(IOWR)	Address Hold following IOWR#	10		ns
tsuCS(IOWR)	CS# Setup before IOWR#	5		ns
thCS(IOWR)	CS# Hold following IOWR#	10		ns
tdfIOCS16(ADR)	IOCS16# Delay Falling from Address		35	ns
tdrIOCS16(ADR)	IOCS16# Delay Rising from Address		35	ns

The maximum load on IOCS16# are 1 LSTTL with 50 pF total load.

IDE ATA I/O READ (INPUT) TIMING DIAGRAM




IDE ATA I/O WRITE (OUTPUT) TIMING DIAGRAM



RECOMMENDED POWER UP/DOWN CONDITIONS (Ta=0~70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	Offic
		0V≤ VCC <2V	0		VCC	V
Vi(CE)	CE input voltage	2V≤ VCC <v<sub>IH</v<sub>	VCC-0.1	VCC	VCC+0.1	V
		V _{IH} ≤ VCC	V _{IH}		VCC+0.1	V
tsu(Vcc)	CE setup time		20			ms
tsu(RESET)	RESET setup time		20			ms
trec(Vcc)	CE recover time		1			μs
tpr	Vcc rising time	10%→90% of Vcc	0.1		100	ms
tpf	VCC falling time	90% of Vcc→10%	3		300	ms
tw(RESET)	RESET width		10			μs
th(Hi-zRESET)			1			ms
ts(Hi-zRESET)			0			ms

POWER UP/DOWN TIMING DIAGRAM



Keep safty first in your circuit designs!

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- •These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- •Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- •All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com/).
- •When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein
- •Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- •The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- •If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- •Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

