# XPHASE ${ }^{\text {TM }}$ PHASE IC WITH FAULT AND OVERTEMP DETECT 

## DESCRIPTION

The IR3088 Phase IC combined with an IR XPhase ${ }^{\text {TM }}$ Control IC provides a full featured and flexible way to implement power solutions for the latest high performance CPUs and ASICs. The "Control" IC provides overall system control and interfaces with any number of "Phase" ICs which each drive and monitor a single phase of a multiphase converter. The XPhase ${ }^{T M}$ architecture results in a power supply that is smaller, less expensive, and easier to design while providing higher efficiency than conventional approaches.

The IR3088 is intended for the following application conditions;

- Excessive impedance between converter and load
- Output voltage exceeding the control IC reference/VID voltage is desired


## FEATURES

- 2.5A Average Gate Drive Current
- Loss-Less Inductor Current Sense
- Internal Inductor DCR Temperature Compensation
- Programmable Phase Delay
- Programmable Feed-Forward Voltage Mode PWM Ramp
- Sub 100ns Minimum Pulse Width supports 1 MHz per-phase operation
- Current Sense Amplifier drives a single wire Average Current Share Bus
- Current Share Amplifier reduces PWM Ramp slope to ensure sharing between phases
- Body Braking ${ }^{\text {TM }}$ disables Synchronous MOSFET for improved transient response and prevents negative output voltage at converter turn-off
- Phase Fault Detection
- Programmable Phase Over-Temperature Detection
- Control FET driver's 25 V input voltage capability simplifies boot-strap supply design
- Small thermally enhanced 20L MLPQ package


## PACKAGE PINOUT



## ORDERING INFORMATION

| Device | Order Quantity |
| :---: | :---: |
| IR3088MTR | 3000 per Reel |
| IR3088M | 5 per Bag |

## ABSOLUTE MAXIMUM RATINGS

Operating Junction Temperature.
$150^{\circ} \mathrm{C}$
Storage Temperature Range.
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
ESD Rating
.HBM Class 1C JEDEC standard

| PIN \# | PIN NAME | $\mathrm{V}_{\text {MAX }}$ | $\mathrm{V}_{\text {MIN }}$ | $\mathrm{I}_{\text {SOURCE }}$ | $\mathrm{I}_{\text {IINK }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | RMPIN+ | 20V | -0.3V | 1 mA | 1 mA |
| 2 | RMPIN- | 20 V | -0.3V | 1 mA | 1 mA |
| 3 | HOTSET | 20 V | -0.3V | 1 mA | 1 mA |
| 4 | VRHOT | 20 V | -0.3V | 1 mA | 30 mA |
| 5 | ISHARE | 20 V | -0.3V | 5 mA | 5 mA |
| 6 | SCOMP | 20 V | -0.3V | 1 mA | 1 mA |
| 7 | EAIN | 20 V | -0.3V | 1 mA | 1 mA |
| 8 | PWMRMP | 20V | -0.3V | 1 mA | 20 mA |
| 9 | LGND | n/a | n/a | 50 mA | n/a |
| 10 | VCC | 24 V | -0.3V | $\mathrm{n} / \mathrm{a}$ | 50 mA |
| 11 | VCCL | 27 V | -0.3V | n/a | 3A for 100 ns , 200 mA DC |
| 12 | GATEL | 27V | $\begin{gathered} -0.3 V D C,-2 V \text { for } \\ 100 \mathrm{~ns} \end{gathered}$ | 3A for 100ns, 200 mA DC | 3A for 100ns, 200 mA DC |
| 13 | PGND | 0.3 V | -0.3V | 3A for 100 ns , 200 mA DC | n/a |
| 14 | GATEH | 27V | $\begin{gathered} -0.3 \mathrm{VCC},-2 \mathrm{~V} \text { for } \\ 100 \mathrm{~ns} \end{gathered}$ | 3A for 100 ns , 200 mA DC | 3A for 100 ns , 200 mADC |
| 15 | VCCH | 27V | -0.3V | n/a | 3A for 100ns, 200 mA DC |
| 16 | CSIN+ | 20 V | -0.3V | 1 mA | 1 mA |
| 17 | CSIN- | 20 V | -0.3V | 1 mA | 1 mA |
| 18 | PHSFLT | 20 V | -0.3V | 1 mA | 20 mA |
| 19 | DACIN | 20 V | -0.3V | 1 mA | 1 mA |
| 20 | BIASIN | 20 V | -0.3V | 1 mA | 1 mA |

## ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over: $8.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 14 \mathrm{~V}, 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CCH}} \leq 25 \mathrm{~V}, 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CCL}}$ $\leq 14 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C}, \mathrm{C}_{\text {GATEH }}=3.3 \mathrm{nF}, \mathrm{C}_{\text {GATEL }}=6.8 \mathrm{nF}$

| PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gate Drivers |  |  |  |  |  |
| GATEH Rise Time | $\mathrm{VCCH}=12 \mathrm{~V}$, Measure 2 V to 9 V transition time |  | 22 | 50 | ns |
| GATEH Fall Time | $\mathrm{VCCH}=12 \mathrm{~V}$, Measure 9 V to 2 V transition time |  | 22 | 50 | ns |
| GATEL Rise Time | $\mathrm{VCCL}=12 \mathrm{~V}$, Measure 2 V to 9 V transition time |  | 50 | 75 | ns |
| GATEL Fall Time | VCCL $=12 \mathrm{~V}$, Measure 9 V to 2 V transition time |  | 50 | 75 | ns |
| GATEL low to GATEH high delay | $\mathrm{VCCH}=\mathrm{VCCL}=12 \mathrm{~V}$, Measure the time from GATEL falling to 1 V to GATEH rising to 1 V | 10 | 25 | 50 | ns |
| GATEH low to GATEL high delay | $\mathrm{VCCH}=\mathrm{VCCL}=12 \mathrm{~V}$, Measure the time from GATEH falling to 1 V to GATEL rising to 1 V | 10 | 25 | 50 | ns |
| Disable Pull-Down Current | $\begin{aligned} & \text { Force GATH or GATEL }=2 \mathrm{~V} \text { with } \\ & \text { BIASIN }=0 \mathrm{~V} \end{aligned}$ | 15 | 25 | 40 | $\mu \mathrm{A}$ |
| Current Sense Amplifier |  |  |  |  |  |
| CSIN+ Bias Current |  | -0.5 | -0.25 | 0 | $\mu \mathrm{A}$ |
| CSIN- Bias Current |  | -1 | -0.4 | 0 | $\mu \mathrm{A}$ |
| Input Offset Voltage | CSIN+ = CSIN- = DACIN. Measure input referred offset from DACIN | -3 | 0.5 | 5 | mV |
| Gain at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 32 | 34 | 36 | V/V |
| Gain at $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ |  | 27 | 29 | 31 | V/V |
| Slew Rate | Current Sense Amp output is an internal node. Slew rate at the ISHARE pin will be set by the internal $10 \mathrm{k} \Omega$ resistor and any stray external capacitance |  | 12.5 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Differential Input Range |  | -20 |  | 100 | mV |
| Common Mode Input Range |  | 0 |  | 4 | V |
| Rout at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ |  | 7.9 | 10.5 | 13.1 | k $\Omega$ |
| Rout at $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ |  | 9.3 | 12.4 | 15.5 | k $\Omega$ |
| Ramp Discharge Clamp |  |  |  |  |  |
| Clamp Voltage | $\begin{aligned} & \text { Force I(PWMRMP })=500 \mu A . \text { Measure } \\ & \text { V(PWMRMP) }-\mathrm{V}(D A C I N) \\ & \hline \end{aligned}$ | -10 | 5 | 20 | mV |
| Clamp Discharge Current |  | 4 | 8 |  | mA |



| PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| General |  |  |  |  |  |
| VCC Supply Current |  |  | 10 | 14 | mA |
| VCCL Supply Current | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CCH}} \leq 14 \mathrm{~V}$ |  | 2.5 | 5 | mA |
| VCCH Supply Current | $14 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CCH}} \leq 25 \mathrm{~V}$ | 5.5 | 8 | mA |  |
|  |  |  | 6.5 | 10 | mA |
| BIASIN Bias Current |  | -5 | -2.5 | 2 | $\mu \mathrm{~A}$ |
| DACIN Bias Current |  | -2 | -0.5 | 1 | $\mu \mathrm{~A}$ |

Note 1: Guaranteed by design, but not tested in production

## PIN DESCRIPTION

| PIN\# | PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: | :---: |
| 1 | RMPIN+ | Non-inverting input to Ramp Comparator |
| 2 | RMPIN- | Inverting input to Ramp Comparator |
| 3 | HOTSET | Inverting input to VRHOT comparator. Connect resistor divider from VBIAS to LGND to program VRHOT threshold. Diode or thermistor may be substituted for lower resistor for enhanced/remote temperature sensing. |
| 4 | VRHOT | Open Collector output of the VRHOT comparator which drives low if IC junction temperature exceeds the user programmable limit. Connect external pull-up. |
| 5 | ISHARE | Output of the Current Sense Amplifier and input to the Share Adjust Error Amplifier. Voltage on this pin is equal to $\mathrm{V}(\mathrm{DACIN})+34[\mathrm{~V}(\mathrm{CSIN}+)-\mathrm{V}(\mathrm{CSIN}-)]$. Connecting ISHARE pins creates a Share Bus enabling current sharing between Phase ICs. The Share bus is also used by the Control IC for voltage positioning and OverCurrent protection. |
| 6 | SCOMP | Compensation for the Current Share control loop. Connect a capacitor to ground to set the control loop's bandwidth. |
| 7 | EAIN | PWM comparator input from the Control IC. Both Gate Driver outputs drive low if the voltage on this pin is less than $91 \%$ of V (DACIN). |
| 8 | PWMRMP | PWM comparator ramp input. Connect a resistor from this pin to the converter input voltage and a capacitor to LGND to program the PWM ramp. |
| 9 | LGND | Signal ground and IC substrate connection |
| 10 | VCC | Power for internal circuitry |
| 11 | VCCL | Power for Low-Side Gate Driver |
| 12 | GATEL | Low-Side Gate Driver Output and input to GATEH non-overlap comparator |
| 13 | PGND | Return for Gate Drivers |
| 14 | GATEH | High-Side Gate Driver Output and input to GATEL non-overlap comparator |
| 15 | VCCH | Power for High-Side Gate Driver |
| 16 | CSIN+ | Non-inverting input to the Current Sense Amplifier |
| 17 | CSIN- | Inverting input to the Current Sense |
| 18 | PHSFLT | Open Collector output of the Phase Fault comparator. Drives low if Phase current is unable to match the level of the SHARE bus due to an external fault. Connect external pull-up. |
| 19 | DACIN | Reference voltage input from the Control IC and inverting input to the OVP comparator. Current sensing and PWM operation referenced to this pin. |
| 20 | BIASIN | System reference voltage for internal circuitry |

## SYSTEM THEORY OF OPERATION

## XPhase ${ }^{\text {TM }}$ Architecture

The $X$ Phase ${ }^{\text {TM }}$ architecture is designed for multiphase interleaved buck converters which are used in applications requiring small size, design flexibility, low voltage, high current and fast transient response. The architecture can be used in any multiphase converter ranging from 1 to 16 or more phases where flexibility facilitates the design trade-off of multiphase converters. The scalable architecture can be applied to other applications which require high current or multiple output voltages.

As shown in Figure 1, the XPhase ${ }^{\mathrm{TM}}$ architecture consists of a Control IC and a scalable array of phase converters each using a single Phase IC. The Control IC communicates with the Phase ICs through a 5 -wire analog bus, i.e. bias voltage, phase timing, average current, error amplifier output, and VID voltage. The Control IC incorporates all the system functions, i.e. VID, PWM ramp oscillator, error amplifier, bias voltage, and fault protections etc. The Phase IC implements the functions required by the converter of each phase, i.e. the gate drivers, PWM comparator and latch, over-voltage protection, and current sensing and sharing.

There is no unused or redundant silicon with the XPhase ${ }^{T M}$ architecture compared to others such as a 4 phase controller that can be configured for 2,3 , or 4 phase operation. PCB Layout is easier since the 5 wire bus eliminates the need for point-to-point wiring between the Control IC and each Phase. The critical gate drive and current sense connections are short and local to the Phase ICs. This improves the PCB layout by lowering the parasitic inductance of the gate drive circuits and reducing the noise of the current sense signal.


Figure 1 - System Block Diagram

## PWM Control Method

The PWM block diagram of the XPhase ${ }^{\text {TM }}$ architecture is shown in Figure 2. Feed-forward voltage mode control with trailing edge modulation is used. A high-gain wide-bandwidth voltage type error amplifier in the Control IC is used for the voltage control loop. An external RC circuit connected to the input voltage and ground is used to program the slope of the PWM ramp and to provide the feed-forward control at each phase. The PWM ramp slope will change with the input voltage and automatically compensate for changes in the input voltage. The input voltage can change due to variations in the silver box output voltage or due to drops in the PCB related to changes in load current.


Figure 2 - PWM Block Diagram

## Frequency and Phase Timing Control

An oscillator with programmable frequency is located in the Control IC. The output of the oscillator is a $50 \%$ duty cycle triangle waveform with peak and valley voltages of approximately 5 V and 1 V . This signal is used to program both the switching frequency and phase timing of the Phase ICs. The Phase IC is programmed by resistor divider RRAMP1 and RRAMP2 connected between the VBIAS reference voltage and the Phase IC LGND pin. A comparator in the Phase ICs detects the crossing of the oscillator waveform with the voltage generated by the resistor divider and triggers a clock pulse that starts the PWM cycle. The peak and valley voltages track the VBIAS voltage reducing potential Phase IC timing errors. Figure 3 shows the Phase timing for an 8 phase converter. Note that both slopes of the triangle waveform can be used for synchronization by swapping the RAMP + and - pins.


Figure 3-8 Phase Oscillator Waveforms

## PWM Operation

The PWM comparator is located in the Phase IC. Upon receiving a clock pulse, the PWM latch is set, the PWMRMP voltage begins to increase, the low side driver is turned off, and the high side driver is then turned on. When the PWMRMP voltage exceeds the Error Amp's output voltage the PWM latch is reset. This turns off the high side driver, turns on the low side driver, and activates the Ramp Discharge Clamp. The clamp quickly discharges the PWMRMP capacitor to the VDAC voltage of the Control IC until the next clock pulse.

The PWM latch is reset dominant allowing all phases to go to zero duty cycle within a few tens of nanoseconds in response to a load step decrease. Phases can overlap and go to $100 \%$ duty cycle in response to a load step increase with turn-on gated by the clock pulses. An Error Amp output voltage greater than the common mode input range of the PWM comparator results in $100 \%$ duty cycle regardless of the voltage of the PWM ramp. This arrangement guarantees the Error Amp is always in control and can demand 0 to $100 \%$ duty cycle as required. It also favors response to a load step decrease which is appropriate given the low output to input voltage ratio of most systems. The inductor current will increase much more rapidly than decrease in response to load transients.

This control method is designed to provide "single cycle transient response" where the inductor current changes in response to load transients within a single switching cycle maximizing the effectiveness of the power train and minimizing the output capacitor requirements. An additional advantage is that differences in ground or input voltage at the phases have no effect on operation since the PWM ramps are referenced to VDAC.

## Body Braking ${ }^{\text {TM }}$

In a conventional synchronous buck converter, the minimum time required to reduce the current in the inductor in response to a load step decrease is;

$$
\mathrm{T}_{\text {SLEW }}=\left[\mathrm{L} x\left(\mathrm{I}_{\text {MAX }}-I_{\text {MIN }}\right)\right] / \text { Vout }
$$

The slew rate of the inductor current can be significantly increased by turning off the synchronous rectifier in response to a load step decrease. The switch node voltage is then forced to decrease until conduction of the synchronous rectifier's body diode occurs. This increases the voltage across the inductor from Vout to Vout $+\mathrm{V}_{\text {Body }}$ dIODE. The minimum time required to reduce the current in the inductor in response to a load transient decrease is now;

$$
\mathrm{T}_{\text {SLEW }}=\left[L \times\left(\mathrm{I}_{\text {MAX }}-\mathrm{I}_{\text {MIN }}\right)\right] /\left(\text { Vout }+\mathrm{V}_{\text {BODY DIODE }}\right)
$$

Since the voltage drop in the body diode is often higher than output voltage, the inductor current slew rate can be increased by 2 X or more. This patent pending technique is referred to as "body braking" and is accomplished through the "0\% Duty Cycle Comparator" located in the Phase IC. If the Error Amp's output voltage drops below 91\% of the VDAC voltage this comparator turns off the low side gate driver.

Figure 4 depicts PWM operating waveforms under various conditions


Figure 4 - PWM Operating Waveforms

## Lossless Average Inductor Current Sensing

Inductor current can be sensed by connecting a resistor and a capacitor in parallel with the inductor and measuring the voltage across the capacitor. The equation of the sensing network is,

$$
v_{C}(s)=v_{L}(s) \frac{1}{1+s R_{S} C_{S}}=i_{L}(s) \frac{R_{L}+s L}{1+s R_{S} C_{S}}
$$

Usually the resistor Rcs and capacitor Ccs are chosen so that the time constant of Rcs and Ccs equals the time constant of the inductor which is the inductance $L$ over the inductor DCR. If the two time constants match, the voltage across Ccs is proportional to the current through $L$, and the sense circuit can be treated as if only a sense resistor with the value of RL was used. The mismatch of the time constants does not affect the measurement of inductor DC current, but affects the AC component of the inductor current.

The advantage of sensing the inductor current versus high side or low side sensing is that actual output current being delivered to the load is obtained rather than peak or sampled information about the switch currents. The output voltage can be positioned to meet a load line based on real time information. Except for a sense resistor in series with inductor, this is the only sense method that can support a single cycle transient response. Other methods provide no information during either load increase (low side sensing) or load decrease (high side sensing).

An additional problem associated with peak or valley current mode control for voltage positioning is that they suffer from peak-to-average errors. These errors will show in many ways but one example is the effect of frequency variation. If the frequency of a particular unit is $10 \%$ low, the peak to peak inductor current will be $10 \%$ larger and the output impedance of the converter will drop by about $10 \%$. Variations in inductance, current sense amplifier bandwidth, PWM prop delay, any added slope compensation, input voltage, and output voltage are all additional sources of peak-to-average errors.

## Current Sense Amplifier

A high speed differential current sense amplifier is located in the Phase IC, as shown in figure 5. Its gain decreases with increasing temperature and is nominally 34 at $25^{\circ} \mathrm{C}$ and 29 at $125^{\circ} \mathrm{C}\left(-1470 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$. This reduction of gain tends to compensate the $3850 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ increase in inductor DCR. Since in most designs the Phase IC junction is hotter than the inductor these two effects tend to cancel such that no additional temperature compensation of the load line is required.

The current sense amplifier can accept positive differential input up to 100 mV and negative up to -20 mV before clipping. The output of the current sense amplifier is summed with the DAC voltage and sent to the Control IC and other Phases through an on-chip $10 K \Omega$ resistor connected to the ISHARE pin. The ISHARE pins of all the phases are tied together and the voltage on the share bus represents the total current being delivered to the load and is used by the Control IC for voltage positioning and current limit protection.


Figure 5 - Inductor Current Sensing and Current Sense Amplifier

## Average Current Share Loop

Current sharing between phases of the converter is achieved by the average current share loop in each Phase IC. The output of the current sense amplifier is compared with the share bus less a 20 mV offset. If current in a phase is smaller than the average current, the share adjust error amplifier of the phase will activate a current source that reduces the slope of its PWM ramp thereby increasing its duty cycle and output current. The crossover frequency of the current share loop can be programmed with a capacitor at the SCOMP pin so that the share loop does not interact with the output voltage loop.

## IR3088 THEORY OF OPERATION

## Block Diagram

The Block diagram of the IR3088 is shown in figure 6 and specific features discussed in the following section.


Figure 6 - IR3088 Block Diagram

## Tri-State Gate Drivers

The gate drivers can deliver up to 3A peak current. An adaptive non-overlap circuit monitors the voltage on the GATEH and GATEL pins to prevent MOSFET shoot-through current while minimizing body diode conduction.

An Enable signal is provided by the Control IC to the Phase IC without the additional of a dedicated signal line. The Error Amplifier output of the Control IC drives low in response to any fault condition such as input under voltage or output overload. The IR3088 0\% duty cycle comparator detects this and drives both gate outputs low. This tri-state operation prevents negative inductor current and negative output voltage during power-down.

The Gate Drivers revert to a high impedance "off" state at VCCL and VCCH supply voltages below the normal operating range. An $80 \mathrm{k} \Omega$ resistor is connected across the GATEX and PGND pins to prevent the GATEX voltage from rising due to leakage or other cause under these conditions.

## Thermal Monitoring (VRHOT)

The IR3088 senses its own die temperature and produces a voltage at the input of the VRHOT comparator that is proportional to temperature. An external resistor divider connected from VBIAS to the HOTSET pin and ground can be used to program the thermal trip point of the VRHOT comparator. The VRHOT pin is an open-collector output and should be pulled up to a voltage source through a resistor. If the thermal trip point is reached the VRHOT output drives low.

## Phase Fault

Its possible for multiphase converters to appear to be working correctly with one or more phases not functioning. The output voltage can still be regulated and the full load current may still be delivered. However, the remaining phase(s) will be stressed far beyond their intended design limits and are likely to fail. Loss of a phase can occur due to poor solder connections or mounting during the manufacturing process, or can occur in the field. The most common failure mode of a buck converter is failure of the high side MOSFET. The IR3088 has the ability to detect if a phase stops switching and can provide this information to the system through the PHSFLT output pin. If a phase stops switching its output current will drop to zero and the output of its IR3088 current sense amp will be the DACIN voltage. The Share Adjust Amplifier reacts to this by increasing the Ramp Slope Adjust current until it exceeds the externally programmable PWM Ramp bias current. This will cause the voltage at the PWMRMP pin to drop below its normal operating range. The Fault Comparator trips and drives the PHSFLT output to ground when the voltage on the PWMRMP pin falls below $91 \%$ of the DACIN voltage. PHSFLT is an open-collector output and should be pulled up to a voltage source through a resistor.

## APPLICATIONS INFORMATION



International


Figure 8 - 5 Phase IR3081/3088 EVRD10 Converter

## LAYOUT GUIDELINES

The following layout guidelines are recommended to reduce the parasitic inductance and resistance of the PCB layout, therefore minimizing the noise coupled to the IC.

- Dedicate at least one middle layer for a ground plane, which is then split into signal ground plane (LGND) and power ground plane (PGND).
- Connect PGND to LGND pins of each phase IC to the ground tab under it.
- In order to reduce the noise coupled to SCOMP pin of phase ICs, use a dedicated wire to connect the capacitor CSCOMP to LGND pin, but connect PWM ramp capacitor CPWMRMP, phase delay programming resistor RRAMP2, decoupling capacitor CVCC to LGND plane through vias.
- Connect the decoupling capacitor low side gate driver CVCCL and the ground tab under the phase IC to PGND plane through vias.
- Place the decoupling capacitor CVCC as close as possible to VCC pin of the control IC, and place the decoupling capacitors CVCC and CVCCL as close as possible to VCC and VCCL pins of the phase IC respectively.
- Bus signals should not cross over the fast transition nodes, such as switching nodes and gate drive output.
- Use Kelvin connections for the current sense signals, and use the ground plane to shield the current sense traces.
- Place the phase ICs as close as possible to the MOSFETs to reduce the parasitic resistance and inductance of the gate drive paths.
- Place the input capacitors close to the drain of top MOSFET and the source of bottom MOSFET. Replace the bigger-package ceramic capacitors with multiple smaller-package ones to reduce the parasitic inductance.
- There are two switching power loops. One loop includes the input capacitors, top MOSFET, inductor, output capacitors and the load; another loop consists of bottom MOSFET, inductor, output capacitors and the load. Route the switching power paths using wide and short traces or polygons; use multiple vias for connections between layers.


Figure 9 - Layout of Phase IC Components

## PACKAGE INFORMATION

20L MLPQ ( $4 \times 4 \mathrm{~mm}$ Body) $-\theta_{\mathrm{JA}}=32^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=3^{\circ} \mathrm{C} / \mathrm{W}$

Note 1: Details of pin \#1 are optional, but must be located within the zone indicated. The identifier may be molded, or marked features.

| SYMBOL <br> DESIG | 20-PIN 4x4 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX |  |  |
|  | 0.80 | 0.90 | 1.00 |  |  |
| A1 | 0.00 | 0.02 | 0.05 |  |  |
| A3 | 0.20 REF |  |  |  |  |
| B | 0.18 | 0.23 |  |  | 0.30 |
| D | 4.00 BSC |  |  |  |  |
| D2 | 2.00 | 2.15 | 2.25 |  |  |
| E | 4.00 BSC |  |  |  |  |
| E2 | 2.00 | 2.15 | 2.25 |  |  |
| e | 0.50 BSC |  |  |  |  |
| L | 0.45 | 0.55 | 0.65 |  |  |
| R | 0.09 | -- | - |  |  |

Note: All dimensions are in Millimeters.
NOTE: ALL MEASUREMENTS ARE IN MILLIMETERS.

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.

## International Ior Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., EI Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.

