32Mx16 Mobile DDR SDRAM

(VDD/VDDQ 1.8V/1.8V)



Document Title

32Mx16 Mobile DDR SDRAM (VDD/VDDQ 1.8V/1.8V)

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>	Editor
0.0	- First version for target specification.	Apr. 14, 2008	Target	J.Y.Bae
1.0	- Only Fast slew rate as Specification value for tIS.tIH.tDS.tDH	Apr. 30, 2008	Preliminary	W.H.Cho



K4X51163PG - FGC6(7)(8)

Table Of Contents

32Mx16 Mobile DDR SDRAM		
1.0 FEATURES		.4
2.0 Operating Frequency		.4
3.0 Address configuration		.4
4.0 Ordering Information		.4
5.0 FUNCTIONAL BLOCK DIAGRAM		.5
6.0 Package Dimension and Pin Configura	ation	.6
7.0 Input/Output Function Description		.7
8.0 Functional Description		.8
 9.1 Mode Register Set(MRS) 9.2 Extended Mode Register Set(EMRS 9.3 Internal Temperature Compensated)Self Refresh (TCSR)	.9 .11 .12
11.0 DC Operating Conditions		.13
12.0 DC CHARACTERISTICS		.14
13.0 AC Operating Conditions & Timming	Specification	.15
14.0 AC Timming Parameters & Specification	tions	.16
15.0 AC Operating Test Conditions(VDD =	= 1.7V to 1.95V, Tc = -25 to 85×C)	.18
16.0 Input/Output Capacitance(VDD=1.8,	VDDQ=1.8V, TC = 25×C, f=1MHz)	.18
17.0 AC Overshoot/Undershoot Specificat	ion for Address & Control Pins	.19
18.0 AC Overshoot/Undershoot Specificat	ion for CLK, DQ, DQS and DM Pins	.19
19.0 Command Truth Table		.20
20 0 Functional Truth Table		21



32Mx16 Mobile DDR SDRAM

1.0 FEATURES

- VDD/VDDQ = 1.8V/1.8V
- Double-data-rate architecture; two data transfers per clock cycle
- · Bidirectional data strobe(DQS)
- · Four banks operation
- Differential clock inputs(CK and CK)
- MRS cycle with address key programs
 - CAS Latency (2, 3)
 - Burst Length (2, 4, 8, 16)
 - Burst Type (Sequential & Interleave)
- EMRS cycle with address key programs
 - Partial Array Self Refresh (Full, 1/2, 1/4 Array)
 - Output Driver Strength Control (Full, 1/2, 1/4, 1/8)
- Internal Temperature Compensated Self Refresh
- All inputs except data & DM are sampled at the positive going edge of the system clock(CK).
- Data I/O transactions on both edges of data strobe, DM for masking.
- · Edge aligned data output, center aligned data input.
- · No DLL; CK to DQS is not synchronized.
- DM0 DM3 for write masking only.
- · Auto refresh duty cycle
 - 7.8us for -25 to 85 °C

2.0 Operating Frequency

	DDR400	DDR370	DDR333
Speed @CL2 ¹⁾	-	-	83Mhz
Speed @CL3 ¹⁾	200Mhz	185Mhz	166Mhz

NOTE:

1) CAS Latency

3.0 Address configuration

Organization	Bank Address	Row Address	Column Address
32Mx16	BA0,BA1	A0 - A12	A0 - A9

⁻ DM is internally loaded to match DQ and DQS identically.

4.0 Ordering Information

Part No.	Max Freq.	Interface	Package
K4X51163PG-FGC6	166MHz(CL=3),83MHz(CL=2)		
K4X51163PG-FGC7	185MHz (CL=3)	LVCMOS	60FBGA
K4X51163PG-FGC8	200MHz(CL=3)		

- F*: 60FBGA (Pb Free, Halogen Free)

- *G: Extended Temperature(-25 °C ~ 85 °C)

- **C6 : 166MHz(CL=3) / 83MHz(CL=2) **C7 : 185MHz(CL=3)


**C7 : 185MHz(CL=3) **C8 : 200MHz(CL=3)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.




5.0 FUNCTIONAL BLOCK DIAGRAM






6.0 Package Dimension and Pin Configuration




< Top	View*2 >
-------	----------

	60Ball(6x10) FBGA						
	1	2	3	7	8	9	
Α	Vss	DQ15	Vssq	VDDQ	DQ0	VDD	
В	VDDQ	DQ13	DQ14	DQ1	DQ2	Vssq	
С	Vssq	DQ11	DQ12	DQ3	DQ4	VDDQ	
D	VDDQ	DQ9	DQ10	DQ5	DQ6	Vssq	
Е	Vssq	UDQS	DQ8	DQ7	LDQS	VDDQ	
F	Vss	UDM	N.C.	N.C.	LDM	VDD	
G	CKE	CK	CK	WE	CAS	RAS	
Н	A9	A11	A12	CS	BA0	BA1	
J	A6	A7	A8	A10/AP	A0	A1	
K	Vss	A4	A5	A2	A3	Vdd	



< Top View*2 >

#A1 Ball Origin Indicator



Ball Name	Ball Function
CK, CK	System Differential Clock
cs	Chip Select
CKE	Clock Enable
A0 ~ A12	Address
BA0 ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
L(U)DM	Data Input Mask
L(U)DQS	Data Strobe
DQ0 ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/Vssq	Data Output Power/Ground

[Unit::mm]

Symbol	Min	Тур	Max
Α	-	-	1.0
A ₁	0.25	-	-
E	7.9	8.0	8.1
E ₁	-	6.4	-
D	9.9	10.0	10.1
D ₁	-	7.2	-
е	-	0.80	-
b	0.45	0.50	0.55
z	-	-	0.10



7.0 Input/Output Function Description

Symbol	Type	Description
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Internal clock signals are derived from CK/ $\overline{\text{CK}}$.
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any banks). CKE is synchronous for all functions except for disabling outputs, which is achieved asynchronously. Input buffers, excluding CK, $\overline{\text{CK}}$ and CKE, are disabled during power-down and self refresh mode which are contrived for low standby power consumption.
CS	Input	Chip Select : $\overline{\text{CS}}$ enables(registered LOW) and disables(registered HIGH) the command decoder. All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple banks. $\overline{\text{CS}}$ is considered part of the command code.
RAS, CAS, WE	Input	Command Inputs : RAS, CAS and WE (along with CS) define the command being entered.
LDM,UDM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. DM pins include dummy loading internally, to matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-DQ7; UDM correspons to the data on DQ8-DQ15.
BA0, BA1	Input	Bank Addres Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
A [n : 0]	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRE-CHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 determines which mode register (mode register or extended mode register) is loaded during the MODE REGISTER SET command.
DQ	I/O	Data Input/Output : Data bus
LDQS,UDQS	I/O	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. it is used to fetch write data. For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS corresponds to the data on DQ8-DQ15.
NC	-	No Connect : No internal electrical connection is present.
VDDQ	Supply	DQ Power Supply : 1.7V to 1.95V
VSSQ	Supply	DQ Ground.
VDD	Supply	Power Supply : 1.7V to 1.95V
VSS	Supply	Ground.



8.0 Functional Description

Figure 1. State diagram DEEP CKEH **POWER POWER POWER** APPLIED ON **DOWN** PARTIAL **SELF** REFRESH / SELF DEEP REFRESH PRECHARGE **POWER** DOWN **REFS** ALL BANKS **REFSX** MRS IDLE REFA AUTO **EMRS** ALL BANKS PRECHARGED **REFRESH MRS CKEL** CKEH ACT **POWER DOWN** CKEH **POWER** ROW **BURST STOP DOWN ACTIVE** CKEL WRITE **READ** WRITEA READA READ WRITE READ WRITEA READA READA PRE WRITEA READA PRE PRE PRE PRECHARGE



www.DataSheet41


Automatic Sequence Command Sequence

PREALL

9.0 Mode Register Definition

9.1 Mode Register Set(MRS)

The mode register is designed to support the various operating modes of Mobile DDR SDRAM. It includes Cas latency, addressing mode, burst length, test mode \underline{and} \underline{vendor} $\underline{specific}$ $\underline{options}$ to make Mobile DDR SDRAM useful for variety of applications. The mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} (The Mobile DDR SDRAM should be in active \underline{mode} \underline{with} \underline{CKE} already high prior to writing into the mode register). The states of address pins A0 ~ A12 and BA0, BA1 in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} going low are written in the mode register. Two clock cycles are required to complete the write operation in the mode register. Even if the power-up sequence is finished and some read or write operation is executed afterward, the mode register contents can be changed with the same command and two clock cycles. This command must be issued only when all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, Cas latency(read latency from column address) uses A4 ~ A6, A7 ~ A12 is used for test mode. BA0 and BA1 must be set to low for proper MRS operation.



NOTE:

1) RFU(Reserved for future use) should stay "0" during MRS cycle




Table 1. Burst address ordering for burst length

Burst Length	Starting Address (A3, A2, A1, A0)	Sequential Mode	Interleave Mode
2	xxx0	0, 1	0, 1
2	xxx1	1, 0	1, 0
	xx00	0, 1, 2, 3	0, 1, 2, 3
4	xx01	1, 2, 3, 0	1, 0, 3, 2
7	xx10	2, 3, 0, 1	2, 3, 0, 1
	xx11	3, 0, 1, 2	3, 2, 1, 0
	x000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	x001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	x010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
0	x011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
8	x100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	x101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	x110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	x111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
	0000	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15
	0001	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0	1, 0, 3, 2, 5, 4, 7, 6, 9, 8, 11,10,13,12,15,14
	0010	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1	2, 3, 0, 1, 6, 7, 4, 5,10,11, 8, 9, 14,15,12,13
	0011	3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4,11,10, 9, 8, 15,14,13,12
	0100	4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3,12,13,14,15, 8, 9, 10,11
	0101	5, 6, 7,8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2,13,12,15,14, 9, 8,11,10
	0110	6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1,14,15,12,13,10,11, 8, 9
16	0111	7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0, 15,14,13,12,11,10, 9, 8
10	1000	8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7	8, 9,10,11,12,13,14,15, 0, 1, 2, 3, 4, 5, 6, 7
	1001	9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7, 8	9, 8, 11,10,13,12,15,14,1, 0, 3, 2, 5, 4, 7, 6
	1010	10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9	10,11, 8, 9, 14,15,12,13, 2, 3, 0, 1, 6, 7, 4, 5
	1011	11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10	11,10, 9, 8, 15,14,13,12, 3, 2, 1, 0, 7, 6, 5, 4
	1100	12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	12,13,14,15, 8, 9, 10,11, 4, 5, 6, 7, 0, 1, 2, 3
	1101	13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11,12	13,12,15,14, 9, 8,11,10, 5, 4, 7, 6, 1, 0, 3, 2
	1110	14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	14,15,12,13,10,11, 8, 9, 6, 7, 4, 5, 2, 3, 0, 1
	1111	15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	15,14,13,12,11,10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0



9.2 Extended Mode Register Set(EMRS)

The extended mode register is designed to support for the desired operating modes of DDR SDRAM. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and high on BA1 ,low on BA0(The Mobile DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0 ~ A12 in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. Even if the power-up sequence is finished and some read or write operations is executed afterward, the mode register contents can be changed with the same command and two clock cycles. But this command must be issued only when all banks are in the idle state. A0 - A2 are used for partial array self refresh and A5 - A6 are used for driver strength control. "High" on BA1 and "Low" on BA0 are used for EMRS. All the other address pins except A0,A1,A2,A5,A6, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.



NOTE:

1) RFU(Reserved for future use) should stay "0" during EMRS cycle



9.3 Internal Temperature Compensated Self Refresh (TCSR)

- 1. In order to save power consumption, this Mobile DRAM includes the internal temperature sensor and control units to control the self refresh-cycle automatically according to the real device temperature.
- 2. TCSR ranges for IDD6 shown in the table are as an example only. Max IDD6 valus for 45°C, 85°C are guaranteed. Typical values for 85 °C, 70 °C, 45 °C and 15 °C are obtained from device characterization.
- 3. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

	Self Refresh Current (IDD6)						
Temperature Range	Full Array		1/2 Array		1/4 Array		Unit
, , , , , ,	Тур.	Max	Тур.	Max	Тур.	Max	
85 °C	400	500	300	400	250	350	
70 °C	250		200		165		uA
45 °C	150	250	120	220	100	200	uA
15 °C	140		110		95		

9.4 Partial Array Self Refresh (PASR)

- 1. In order to save power consumption, Mobile DDR SDRAM includes PASR option.
- 2. Mobile DDR SDRAM supports three kinds of PASR in self refresh mode; Full array, 1/2 Array, 1/4 Array.


Figure 4. EMRS code and TCSR, PASR

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

- Full Array

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

- 1/2 Array



- 1/4 Array



Partial Self Refresh Area



10.0 Absolute maximum ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 ~ 2.7	V
Voltage on V _{DD} supply relative to V _{SS}	V _{DD}	-0.5 ~ 2.7	V
Voltage on V _{DDQ} supply relative to V _{SS}	V_{DDQ}	-0.5 ~ 2.7	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1.0	W
Short circuit current	I _{os}	50	mA

NOTE:

- 1) Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
- 2) Functional operation should be restricted to recommend operation condition.
 3) Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

11.0 DC Operating Conditions

Recommended operating conditions(Voltage referenced to VSS=0V, Tc = -25°C to 85°C)

Parameter	Symbol	Min	Max	Unit	NOTE
Supply voltage(for device with a nominal VDD of 1.8V)	VDD	1.7	1.95	V	1
I/O Supply voltage	VDDQ	1.7	1.95	V	1
Input logic high voltage (for Add.)	VIH(DC)	0.8 x VDDQ	VDDQ + 0.3	V	2
Input logic high voltage (for Data)	VIH(DC)	0.7 x VDDQ	VDDQ+0.3	V	2
Input logic low voltage (for Add.)	VIL(DC)	-0.3	0.2 x VDDQ	V	2
Input logic low voltage (for Data)	VIL(DC)	-0.3	0.3 x VDDQ	V	2
Output logic high voltage	VOH(DC)	0.9 x VDDQ	-	V	IOH = -0.1mA
Output logic low voltage	VOL(DC)	-	0.1 x VDDQ	V	IOL = 0.1mA
Input leakage current	II	-2	2	uA	
Output leakage current	IOZ	-5	5	uA	





¹⁾ Under all conditions, VDDQ must be less than or equal to VDD.
2) These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.

12.0 DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, Tc = -25 to 85°C)

Parameter	Symbol	Test Condition			DDR400	DDR370	DDR333	Unit	Note
Operating Current (One Bank Active)	IDD0	tRC=tRCmin; tCK=tCKmin; CKE is HIGH; CS is mands; address inputs are SWITCHING; data but			60	65	50	mA	
Precharge Standby Current	IDD2P		all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE						
in power-down mode	IDD2PS	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = L address and control inputs are SWITCHING; dat	,			0.3		mA	
Precharge Standby Current	IDD2N		banks idle, CKE is HIGH; CS is HIGH, tCK = tCKmin; dress and control inputs are SWITCHING; data bus inputs are STABLE						
in non power-down mode	IDD2NS	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = L address and control inputs are SWITCHING; dat			5	5	4	mA	
Active Standby Current	IDD3P	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK address and control inputs are SWITCHING; dat	,	STABLE		3			
in power-down mode	IDD3PS	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK address and control inputs are SWITCHING; dat				2		mA	
Active Standby Current	IDD3N	one bank active, CKE is HIGH; CS is HIGH, tCK address and control inputs are SWITCHING; dat		STABLE	15	15	12	mA	
in non power-down mode (One Bank Active)	IDD3NS		one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE						
Operating Current (Burst Mode)	IDD4R	one bank active; BL=4; CL=3; tCK = tCKmin; cc =0 mA address inputs are SWITCHING; 50% data chan	00.	100	90	80	mA		
(Burst Wode)	IDD4W	· · · · · · · · · · · · · · · · · · ·	e bank active; BL = 4; tCK = tCKmin ; continuous write bursts; tress inputs are SWITCHING; 50% data change each burst transfer						
Refresh Current	IDD5	tRC ≥ tRFCmin; tCK = tCKmin; burst refresh; C address and control inputs are SWITCHING; dat		STABLE	80			mA	5
			TCSR R	ango	Values				
			TOSK K	ange	Тур)	Max		
				85°C	400		500		
			Full Array	70°C	250			uA	
			. un ruiuy			250	u, t		
				15°C	140				
Self Refresh Current	IDD6	CKE is LOW; t CK = t CKmin; Extended Mode Register set to all 0's;		85°C	300		400		
Sell Reliesh Current	IDD0	address and control inputs are STABLE;	4/0 4	70°C	200				
		data bus inputs are STABLE	1/2 Array	45°C	120	1	220	uA	
				15°C	110				
				85°C	250		350		
				70°C	165	i			
			1/4 Array	45°C	100		200	uA	
				15°C	95				
Deep Power Down Cur- rent	IDD8	Deep Power Down Mode Current		1		15		uA	1

- NOTE:
 1) DPD(Deep Power Down) function is an optional feature, and it will be enabled upon request. Please contact Samsung for more information.
- 2) IDD specifications are tested after the device is properly intialized.
- 3) Input slew rate is 1V/ns. 4) Definitions for IDD: LOW is defined as V IN \leq 0.1 * VDDQ ;

HIGH is defined as $V \times 10^{\circ} \ge 0.9 * VDDQ$;

STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as: - address and command: inputs changing between HIGH and LOW once per two clock cycles; - data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.

5) IDD5 is measured in the below test condition.

Density	128Mb	256Mb	512Mb	1Gb	Unit
tRFC	80	80	110	140	ns



13.0 AC Operating Conditions & Timming Specification

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, all inputs	VIH(AC)	0.8 x VDDQ	VDDQ + 0.3	V	1
Input Low (Logic 0) Voltage, all inputs	VIL(AC)	-0.3	0.2 x VDDQ	V	1
Input Crossing Point Voltage, CK and CK inputs	VIX(AC)	0.4 x VDDQ	0.6 x VDDQ	V	2



¹⁾ These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. 2) The value of V_{IX} is expected to equal 0.5*V_{DDQ} of the transmitting device and must track variations in the DC level of the same.

14.0 AC Timming Parameters & Specifications

Parameter		Symbol	DDR400		DDR370		DDR333		I I mid	Note
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Clask avala tima	CL=2	tCK	12.0		12.0		12.0			8
Clock cycle time	CL=3	ICK -	5		5.4		6		- ns	0
Row cycle time	Ш	tRC	55		58.2		60		ns	
Row active time		tRAS	40	70,000	42	70,000	42	70,000	ns	
RAS to CAS delay		tRCD	20		16.2		18		ns	
Row precharge time		tRP	15		16.2		18		ns	
Row active to Row active delay		tRRD	10		10.8		12		ns	
Write recovery time		tWR	12		12		12		ns	
Last data in to Active delay		tDAL	-		-		-		-	2
Last data in to Read command		tCDLR	2		2		1		tCK	
Col. address to Col. address delay		tCCD	1		1		1		tCK	
Clock high level width		tCH	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
Clock low level width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
DQ Output data access time	CL=2	44.0					2	8		2
from CK/CK	CL=3	tAC	2	5	2	5	2	5.5	ns	3
DQS Output data access time	CL=2	ID000K					2	8		
from CK/CK	CL=3	tDQSCK	2	5	2	5	2	5.5	ns	
Data strobe edge to ouput data edge		tDQSQ		0.4		0.45		0.5	ns	
Dead Decemble	CL=2	*DDDE	0.5	1.1	0.5	1.1	0.5	1.1	1014	
Read Preamble	CL=3	tRPRE -	0.9	1.1	0.9	1.1	0.9	1.1	+ tCK	
Read Postamble		tRPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in		tDQSS	0.75	1.25	0.75	1.25	0.75	1.25	tCK	
DQS-in setup time		tWPRES	0		0		0		ns	4
DQS-in hold time		tWPREH	0.25		0.25		0.25		tCK	
DQS-in high level width		tDQSH	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS-in low level width		tDQSL	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS falling edge to CK setup time		tDSS	0.2		0.2		0.2		tCK	
DQS falling edge hold time from CK		tDSH	0.2		0.2		0.2		tCK	
DQS-in cycle time		tDSC	0.9	1.1	0.9	1.1	0.9	1.1	tCK	
Address and Control Input setup time)	tIS	0.9		1		1.1		ns	1
Address and Control Input hold time		tIH	0.9		1		1.1		ns	1
Address & Control input pulse width		tIPW	2.2		2.2		2.2			1
DQ & DM setup time to DQS		tDS	0.48		0.54		0.6		ns	5,6
DQ & DM hold time to DQS		tDH	0.48		0.54		0.6		ns	5,6
DQ & DM input pulse width		tDIPW	1.2		1.2		1.2		ns	
DQ & DQS low-impedence time from	CK/CK	tLZ	1.0		1.0		1.0	1	ns	
DQ & DQS high-impedence time from	n CK/CK	tHZ		5		5		5.5	ns	
DQS write postamble time		tWPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS write preamble time		tWPRE	0.25		0.25		0.25		tCK	
Refresh interval time		tREF		64		64		64	ms	
Mode register set cycle time		tMRD	2		2		2	1	tCK	
Power down exit time		tPDEX	2	1	2		1	1	tCK	



Parameter	Symbol	DDR400		DDR370		DDR333		Unit	Note
i didiletei	Symbol	Min	Max	Min	Max	Min	Max	Onne	Note
CKE min. pulse width(high and low pulse width)	tCKE	2		2		2		tCK	
Auto refresh cycle time	tRFC	72		72		72		ns	7
Exit self refresh to active command	tXSR	120		120		120		ns	
Data hold from DQS to earliest DQ edge	tQH	tHP- tQHS		tHP- tQHS		tHPmin- tQHS		ns	
Data hold skew factor	tQHS		0.5		0.5		0.65	ns	
Clock half period	tHP	min(tCL, tCH)		min(tCL, tCH)		tCLmin or tCHmin		ns	

NOTE:

1) Input Setup/Hold Slew Rate Derating

Input Setup/Hold Slew Rate	ΔtIS	ΔtlH
(V/ns)	(ps)	(ps)
1.0	0	0
0.8	+50	+50
0.6	+100	+100

This derating table is used to increase $t_{\rm IS}/t_{\rm IH}$ in the case where the input slew rate is below 1.0V/ns.

- In case of below 33MHz (tCK=30ns) condition, SEC could support tDAL(=2*tCK). tDAL =(tWR/tCK) + (tRP/tCK)
- 3) tAC(min) value is measured at the high Vdd(1.95V) and cold temperature(-25°C). tAC(max) value is measured at the low Vdd(1.7V) and hot temperature(85°C). tAC is measured in the device with half driver strength and under the AC output load condition (Fig.6 in next Page).
- 4) The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on tDQSS.
- 5) I/O Setup/Hold Slew Rate Derating

I/O Setup/Hold Slew Rate	ΔtDS	∆tDH
(V/ns)	(ps)	(ps)
1.0	0	0
0.8	+75	+75
0.6	+150	+150

This derating table is used to increase t_{DS}/t_{DH} in the case where the I/O slew rate is below 1.0V/ns.

6) I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Data Rise/Fall Rate	ΔtDS	ΔtDH
(ns/V)	(ps)	(ps)
0	0	0
±0.25	+50	+50
±0.5	+100	+100

This derating table is used to increase tDS/tDH in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calculated as 1/SlewRate1-1/_SlewRate2. For example, if slew rate 1 = 1.0V/ns and slew rate 2 =0.8V/ns, then the Delta Rise/Fall Rate =-0.25ns/V.

- 7) Maximum burst refresh cycle: 8
- 8) tCK(max) value is measured at 100ns.



15.0 AC Operating Test Conditions(VDD = 1.7V to 1.95V, Tc = -25 to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.8 x VDDQ / 0.2 x VDDQ	V
Input timing measurement reference level	0.5 x VDDQ	V
Input signal minimum slew rate	1.0	V/ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Figure 6	




Figure 5. DC Output Load Circuit




Figure 6. AC Output Load Circuit

16.0 Input/Output Capacitance(V_{DD} =1.8, V_{DDQ} =1.8V, T_c = 25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A12, BA0 ~ BA1, RAS, CAS, WE)	CIN1	1.5	3.0	pF
<u>cs</u>	CIN2	1.5	3.0	pF
CKE	CIN3	1.5	3.0	pF
Data CK, CK U.com	CIN4	1.5	3.5	pF
DMs	CIN5	2.0	4.5	pF
DQs,DQS	COUT	2.0	4.5	pF



17.0 AC Overshoot/Undershoot Specification for Address & Control Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDD	3V-ns
Maximum undershoot area below VSS	3V-ns




Figure 7. AC Overshoot and Undershoot Definition for Address and Control Pins

18.0 AC Overshoot/Undershoot Specification for CLK, DQ, DQS and DM Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDDQ	3V-ns
Maximum undershoot area below VSSQ	3V-ns




Figure 8. AC Overshoot and Undershoot Definition for CLK, DQ, DQS and DM Pins

19.0 Command Truth Table

C	CKEn-1	CKEn	cs	RAS	CAS	WE	BA0,1 A10/AP A12,A11 A9~A0			Note					
Register	Mode Re	gister Set	Н	Х	L	L	L	L		OP CODE		1, 2			
	Auto F	Refresh	Н	Н	L	L	L	Н		Х		3			
Refresh	0.16	Entry		L	_	-		''		^		3			
Renesii	Self Refresh	Exit	L	Н	L	Н	Н	Н		Х		3			
		ZXII	ı		Η	Х	Х	Х				3			
Bank Act	ive & Row Ad	ddr.	Η	Х	Ш	L	Н	Н	V	Row A	Address				
Read &	Auto Precha	arge Disable	Н	Х	L	Н	L	Н	V	L	Column	4			
Column Address	Auto Prech	arge Enable		^	_	''		''	\ \ \	Н	Address (A0~A9)	4			
Write &	Auto Precha	arge Disable	Н	Х	L	Н	L	L	V	L	Column	4			
Column Address	Auto Prech	Auto Precharge Enable		uto Precharge Enable		^	L		_	_	\ \ \	H Address (A0~A9)	4, 6		
Doon Power	Deep Power Down Entry		Н	L	L	Н	Н	L	Х						
Deep Fower	DOWII	Exit	L	Н	Н	Х	Х	Х	^						
В	urst Stop		Н	Х	L	Н	Н	L		Х		7			
Precharge	Bank S	nk Selection H		Х	L	L	Н	L	V	L	Х				
rrecharge	All Banks		All Banks			^	_	-		_	Х	Н	^	5	
		Entry	Н	L	Н	Х	Х	Х							
Active Power	Down	Lindy		-	Ш	Н	Н	Н	х						
		Exit	L	Н	Х	Х	Х	Х							
		Entry	Н	L	Η	Х	Х	Х							
Precharge Pow	Precharge Power Down				Ш	Н	Н	Н		Х					
		Exit	L	Н	Н	Х	Х	Х							
		LXII	ı		Ш	Н	Н	Н							
	DM					Х				Х		8			
No operation	No operation (NOP) : Not defined			No operation (NOP) : Not defined			Х	Н	Х	Х	Х		Х		9
110 000.000	()		Н		L	Н	Н	Н				9			

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

- 1) OP Code : Operand Code. A0 \sim A12 & BA0 \sim BA1 : Program keys. (@EMRS/MRS)
- EMRS/ MRS can be issued only at all banks precharge state.
 A new command can be issued 2 clock cycles after EMRS or MRS.
- 3) Auto refresh functions are same as the CBR refresh of DRAM.
 - The automatical precharge without row precharge command is meant by "Auto".
 - Auto/self refresh can be issued only at all banks precharge state.
- 4) BA0 ~ BA1 : Bank select addresses.
- 5) If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
- 6) During burst write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
- New row active of the associated bank can be issued at tRP after the end of burst.
- 7) Burst stop command is valid at every burst length.
- 8) DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).

 9) This combination is not defined for any function, which means "No Operation(NOP)" in Mobile DDR SDRAM.



20.0 Functional Truth Table

Current State	cs	RAS	CAS	WE	Address	Command	Action
	L	Н	Н	L	Х	Burst Stop	ILLEGAL ²⁾
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL ²⁾
PRECHARGE	L	L	Н	Н	BA, RA	Active	Bank Active, Latch RA
STANDBY L		L	Н	L	BA, A10	PRE/PREA	ILLEGAL ⁴⁾
	L	L	L	Н	х	Refresh	AUTO-Refresh ⁵⁾
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set ⁵⁾
	L	Н	Н	L	X	Burst Stop	NOP
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin Read, Latch CA, Determine Auto-Precharge
ACTIVE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
STANDBY	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL ²⁾
	L	L	Н	L	BA, A10	PRE/PREA	Precharge/Precharge All
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	X	Burst Stop	Terminate Burst
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge ³⁾
READ	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
, ne	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL ²⁾
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst, Precharge ¹⁰⁾
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	X	Burst Stop	ILLEGAL
	L	н	L	Н	BA, CA, A10	READ/READA	Terminate Burst With DM=High, Latch CA, Begin Read, Determine Auto-Precharge ³⁾
WRITE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto- Precharge ³⁾
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL ²⁾
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst With DM=High, Precharge ¹⁰⁾
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	X	Burst Stop	ILLEGAL
DataSheet4U.com READ with	L	Н	L	Н	BA, CA, A10	READ/READA	6)
READ with AUTO	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
PRECHARGE ⁶⁾	L	L	Н	Н	BA, RA	Active	6)
(READA)	L	L	Н	L	BA, A10	PRE/PREA	6)
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	cs	RAS	CAS	WE	Address	Command	Action	
	L	Н	Н	L	Х	Burst Stop	ILLEGAL	
MOITEith	L	Н	L	Н	BA, CA, A10	READ/READA	7)	
WRITE with AUTO	┙	Н	L	L	BA, CA, A10	WRITE/WRITEA	7)	
RECHARGE ⁷⁾	L	L	Н	Н	BA, RA	Active	7)	
(WRITEA)	L	L	Н	L	BA, A10	PRE/PREA	7)	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	L	Н	Н	L	Х	Burst Stop	ILLEGAL ²⁾	
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL ²⁾	
PRECHARGING	L	L	Н	Н	BA, RA	Active	ILLEGAL ²⁾	
(DURING tRP)	L	L	Н	L	BA, A10	PRE/PREA	NOP ⁴⁾ (Idle after tRP)	
	L	L	L	Н	х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	L	Н	Н	L	х	Burst Stop	ILLEGAL ²⁾	
ROW	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL ²⁾	
ACTIVATING	L	L	Н	Н	BA, RA	Active	ILLEGAL ²⁾	
(FROM ROW ACTIVE TO	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL ²⁾	
tRCD)				Н	X	Refresh	ILLEGAL-/	
	L	L	L L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
		Н	Н	L	X	Burst Stop		
	L					· ·	ILLEGAL ²⁾	
WRITE	L	Н	L	H	BA, CA, A10	READ	ILLEGAL ²⁾	
RECOVERING	L	H .	L	L	BA, CA, A10	WRITE	WRITE	
(DURING tWR	L	L	Н	Н	BA, RA	Active	ILLEGAL ²⁾	
OR tCDLR)	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL ²⁾	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	L	Н	Н	L	Х	Burst Stop	ILLEGAL	
RE-	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL	
FRESHING	L	L	H	H	BA, RA	Active	ILLEGAL	
	L	L	H .	L	BA, A10	PRE/PREA	ILLEGAL	
	L	L	L	Н .	X	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	L	Н	Н	L	X RA CA A10	Burst Stop READ/WRITE	ILLEGAL	
MODE	L	H L	H	X H	BA, CA, A10 BA, RA	Active	ILLEGAL	
REGISTER SETTING	L				BA, A10	PRE/PREA		
	L	L	Н .	L			ILLEGAL	
ataSheet4U.com	L	L	L	H	X	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	



Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Add	Action
	L	Н	Н	Х	Х	Х	Х	Exit Self-Refresh
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh
SELF-	L	Н	L	Н	Н	L	Х	ILLEGAL
REFRESHING ⁸⁾	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-Refresh)
POWER	L	Н	Х	Х	Х	Х	Х	Exit Power Down(Idle after tPDEX)
DOWN	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down)
DEEP POWER	L	Н	Н	Х	Х	Х	Х	Exit Deep Power Down ¹⁰⁾
DOWN	L	L	Х	Х	Х	Х	Х	NOP (Maintain Deep Power Down)
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
	Н	L	L	L	L	Н	Х	Enter Self-Refresh
	Н	L	Н	Х	Х	Х	Х	Enter Power Down
ALL BANKS	Н	L	L	Н	Н	Н	Х	Enter Power Down
IDLE ⁹⁾	Н	L	L	Н	Н	L	Х	Enter Deep Power Down
IDLE"	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Х	Х	Х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	Refer to Current State=Power Down

(H=High Level, L=Low level, X=Don't Care)

- 1) All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
 2) ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.
- (ILLEGAL = Device operation and/or data integrity are not guaranteed.) 3) Must satisfy bus contention, bus turn around and write recovery requirements.
- 4) NOP to bank precharging or in idle sate. May precharge bank indicated by BA.
- 5) ILLEGAL if any bank is not idle.
- 6) Refer to "Read with Auto Precharge Timing Diagram" for detailed information.
 7) Refer to "Write with Auto Precharge Timing Diagram" for detailed information.
 8) CKE Low to High transition will re-enable CK, CK and other inputs asynchronously.

- A minimum setup time must be satisfied before issuing any command other than EXIT.

 9) Power-Down, Self-Refresh and Deep Power Down Mode can be entered only from All Bank Idle state.
- 10) The Deep Power Down Mode is exited by asserting CKE high and full initialization is required after exiting Deep Power Down Mode.

