21-S3-CK215/FK215-092002

USER'S MANUAL

S3CK215/FK215 CalmRISC 8-Bit CMOS Microcontroller Revision 1



PRODUCT OVERVIEW

OVERVIEW

The S3CK215/FK215 single-chip CMOS microcontroller is designed for high performance using Samsung's new 8-bit CPU core, CalmRISC.

CalmRISC is an 8-bit low power RISC microcontroller. Its basic architecture follows Harvard style, that is, it has separate program memory and data memory. Both instruction and data can be fetched simultaneously without causing a stall, using separate paths for memory access. Represented below is the top block diagram of the CalmRISC microcontroller.





Figure 1-1. Top Block Diagram



The CalmRISC building blocks consist of:

- An 8-bit ALU
- 16 general purpose registers (GPR)
- 11 special purpose registers (SPR)
- 16-level hardware stack
- Program memory address generation unit
- Data memory address generation unit

Sixteen GPRs are grouped into four banks (Bank0 to Bank3), and each bank has four 8-bit registers (R0, R1, R2, and R3). SPRs, designed for special purposes, include status registers, link registers for branch-link instructions, and data memory index registers. The data memory address generation unit provides the data memory address (denoted as DA[15:0] in the top block diagram) for a data memory access instruction. Data memory contents are accessed through DI[7:0] for read operations and DO[7:0] for write operations. The program memory address generation unit contains a program counter, PC[19:0], and supplies the program memory address through PA[19:0] and fetches the corresponding instruction through PD[15:0] as the result of the program memory access. CalmRISC has a 16-level hardware stack for low power stack operations as well as a temporary storage area.



Figure 1-2. CalmRISC Pipeline Diagram

CalmRISC has a 3-stage pipeline as described below:

As can be seen in the pipeline scheme, CalmRISC adopts a register-memory instruction set. In other words, data memory where *R* is a GPR can be one operand of an ALU instruction as shown below:

The first stage (or cycle) is the Instruction fetch stage (IF for short), where the instruction pointed by the program counter, PC[19:0], is read into the Instruction Register (IR for short). The second stage is the Instruction Decode and Data Memory Access stage (ID/MEM for short), where the fetched instruction (stored in IR) is decoded and data memory access is performed, if necessary. The final stage is the Execute and Write-back stage (EXE/WB), where the required ALU operation is executed and the result is written back into the destination registers.

Since CalmRISC instructions are pipelined, the next instruction fetch is not postponed until the current instruction is completely finished but is performed immediately after completing the current instruction fetch. The pipeline stream of instructions is illustrated in the following diagram.





Figure 1-3. CalmRISC Pipeline Stream Diagram

Most CalmRISC instructions are 1-word instructions, while same branch instructions such as long "call" and "jp" instructions are 2-word instructions. In Figure 1-3, the instruction, *I4*, is a long branch instruction, and it takes two clock cycles to fetch the instruction. As indicated in the pipeline stream, the number of clocks per instruction (CPI) is 1 except for long branches, which take 2 clock cycles per instruction.



FEATURES

CPU

CalmRISC core (8-bit RISC architecture)

Memory

- ROM: 8K-word (16K-byte)
- RAM: 1024-byte (excluding LCD data RAM)

Stack

• Size: maximum 16 word-level

39 I/O Pins

• 39 configurable I/O pins

Basic Timer

- Overflow signal makes a system reset
- Watchdog function

16-bit Timer/Counter 0

- Programmable 16-bit timer
- Interval, capture, PWM mode
- Match/capture, overflow interrupt

16-bit Timer/Counter 1

- Programmable 16-bit timer
- Match interrupt generator

8-bit Timer/Counter 2

- Programmable 8-bit timer
- Interval, capture, PWM mode
- Match/capture, overflow interrupt

8-bit Timer/Counter 3

- Programmable 8-bit timer
- Match interrupt/carrier frequency generator

Watch Timer

- Real-time and interval time measurement
- Clock generation for LCD
- Four frequency outputs for buzzer sound (0.5/1/2/4 kHz at 32.768 kHz)

SAMSUNG ELECTRONICS

LCD Controller/Driver

- 30 segments and 4 common terminals
- Static, 1/2 duty, 1/3 duty, 1/4 duty

Voltage Regulator and Booster

- LCD display voltage supply
- Capacitor/Resistor bias selectable
- 3.0 V drive

Battery Level Detector

 Programmable detection voltage (2.4 V, 3.0 V, 4.0 V)

8-Bit Serial I/O Interface

- 8-bit transmit/receive mode
- 8-bit receive mode
- LSB-first/MSB-first transmission selectable
- Internal/external clock source

A/D Converter

- Eight analog input channels
- 25 μs conversion speed at 8 MHz
- 10-bit conversion resolution
- Operating voltage: 2.7 V to 5.5 V

D/A Converter

- One analog output channel
- 9-bit conversion resolution (R-2R)
- Operating voltage: 2.7 V to 5.5 V

Oscillation Sources

- Crystal, ceramic, RC for main clock
- Crystal for sub clock
- Main clock frequency 0.4–8 MHz
- Sub clock frequency: 32.768 kHz
- CPU clock divider circuit (divided by 1, 2, 4, 8, 16, 32, 64 or 128)

Two Power-Down Modes

- Idle (only CPU clock stops)
- Stop (System clock stops)

Interrupts

• 2 Vectors, 13 interrupts

Instruction Execution Times

- 125 ns at 8 MHz (main clock)
- 30.5 µs at 32.768 kHz (sub clock)

Operating Temperature Range

- 25 °C to 85 °C

Operating Voltage Range

- 2.0 V to 5.5 V at 2 MHz (2MIPS)
- 2.4 V to 5.5 V at 4 MHz (4MIPS)
- 3.0 V to 5.5 V at 8 MHz (8MIPS)

Two Amplifiers

• Microphone and filter

8 × 8 Multiplication

• Signed by signed, unsigned by unsigned

Package Type

• 80-pin QFP-1420



BLOCK DIAGRAM



Figure 1-4. Block Diagram



PIN ASSIGNMENT



Figure 1-5. Pin Assignment (80-QFP)



PIN DESCRIPTIONS

Pin Names	Pin Type	Pin Description	Circuit Type	Pin Numbers	Share Pins
P0.0 P0.1 P0.2 P0.3	I/O	I/O port with bit programmable pins; Schmitt trigger input or output mode selected by software; software assignable pull-up resistors. (with noise filter and interrupt control).	D-4	26 27 28 29	INTO INT1 INT2 INT3
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7	I/O	I/O port with bit programmable pins; Schmitt trigger input or output mode selected by software; Open-drain output mode can be selected by software; software assignable pull-up resistors.	E-4	30 31 32 33 34 35 36 37	T0OUT/T0PWM T0CLK T0CAP - BUZ SO SCK SI
P2.0-P2.6 P2.7	I/O	I/O port with bit programmable pins; normal input or output mode selected by software; software assignable pull-up resistors.	F-10 F-18	38-44 45	AD0-AD6 V _{BLDIN} /AD7
P3.0 P3.1 P3.2 P3.3 P3.4	I/O	I/O port with bit programmable pins; Schmitt trigger input or push-pull output with software assignable pull-up resistors.	D-3	7-11	T3PWM T2OUT/T2PWM T2CLK T2CAP CLKOUT
P4.0-P4.7	I/O	I/O port with bit programmable pins; Push-pull or open-drain output and input with software assignable pull-up resistors.	H-14	73-80	SEG16-SEG23
P5.0-P5.5	I/O	Have the same characteristic as port 4.	H-14	1-6	SEG24-SEG29
AD0-AD6 AD7	I/O	A/D converter analog input channels	F-10 F-18	38-44 45	P2.0-P2.6 P2.7/V _{BLDIN}
AV _{REF}	-	A/D converter reference voltage	-	46	-
AV _{SS}	-	A/D converter ground	-	47	-
INT0-INT3	I/O	External interrupt input pins	D-4	26-29	P0.0-P0.3
RESET	I	System reset pin	В	19	_
TEST	I	Test signal input (must be connected to V _{SS})	-	16	-

Table 1-1. Pin Descriptions



Pin Names	Pin Type	Pin Description	Circuit Type	Pin Numbers	Share Pins
V _{DD} , V _{SS}	-	Main power supply and ground	-	12,13	_
X _{OUT} , X _{IN}	-	Main oscillator pins	-	14,15	-
SO, SCK, SI	I/O	Serial I/O interface clock signal	E-4	35-37	P1.5-P1.7
V _{BLDIN}	I/O	Voltage detector reference voltage input	F-18	45	P2.7/AD7
T3PWM	I/O	Timer 3 PWM output	D-3	7	P3.0
T2OUT/T2PWM	I/O	Timer 2 output and PWM output	D-3	8	P3.1
T2CLK	I/O	Timer 2 external clock input	D-3	9	P3.2
T2CAP	I/O	Timer 2 capture input	D-3	10	P3.3
T0OUT/T0PWM	I/O	Timer 0 output and PWM output	E-4	30	P1.0
TOCLK	I/O	Timer 0 external clock input	E-4	31	P1.1
T0CAP	I/O	Timer 0 capture input	E-4	32	P1.2
COM0-COM3	0	LCD common signal output	Н	53-56	—
SEG0-SEG15	0	LCD segment output	Н	57-72	_
SEG16-SEG23	I/O	LCD segment output	H-14	73-80	P4.0-P4.7
SEG24-SEG29	I/O	LCD segment output	H-14	1-6	P5.0-P5.5
V _{LC0} -V _{LC2}	0	LCD power supply	-	50-52	_
BUZ	I/O	0.5,1,2 or 4 kHz frequency output for buzzer sound with 4.19 MHz main system clock or 32768 Hz subsystem clock	E-4	34	P1.4
CA, CB	-	Capacitor terminal for voltage booster	-	48, 49	_
CLKOUT	I/O	Main oscillator clock output	D-3	11	P3.4
DAO	-	DA converter output	-	20	_
FILIN, FILOUT	I	Filter amp input and output	-	21,22	—
MICIN, MICOUT	_	MIC amp input and output	_	24,25	-
Vref	-	Reference voltage input for filter amp and MIC amp	-	23	_

Table 1-1. Pin	Descriptions	(Continued)
----------------	--------------	-------------



PIN CIRCUITS



Figure 1-6. Pin Circuit Type B (RESET)



Figure 1-8. Pin Circuit Type C



Figure 1-7. Pin Circuit Type D-3 (P3)



Figure 1-9. Pin Circuit Type D-4 (P0)





Figure 1-10. Pin Circuit Type E-4 (P1)



Figure 1-12. Pin Circuit Type F-18 (P2.7/V_{BLDIN})



Figure 1-11. Pin Circuit Type F-10 (P2.0-P2.6)



Figure 1-13. Pin Circuit Type H (SEG/COM)





Figure 1-14. Pin Circuit Type H-4



Figure 1-15. Pin Circuit Type H-14 (P4, P5)



NOTES



2 ADDRESS SPACES

OVERVIEW

CalmRISC has 20-bit program address lines, *PA[19:0]*, which supports up to 1M words of program memory. The 1M word program memory space is divided into 256 pages and each page is 4K word long as shown in the next page. The upper 8 bits of the program counter, PC[19:12], points to a specific page and the lower 12 bits, PC[11:0], specify the offset address of the page.

CalmRISC also has 16-bit data memory address lines, DA[15:0], which supports up to 64K bytes of data memory. The 64K byte data memory space is divided into 256 pages and each page has 256 bytes. The upper 8 bits of the data address, DA[15:8], points to a specific page and the lower 8 bits, DA[7:0], specify the offset address of the page.

PROGRAM MEMORY (ROM)



Figure 2-1. Program Memory Organization



For example, if PC[19:0] = 5F79AH, the page index pointed to by PC is 5FH and the offset in the page is 79AH. If the current PC[19:0] = 5EFFFH and the instruction pointed to by the current PC, i.e., the instruction at the address 5EFFFH is *not* a branch instruction, the next PC becomes 5E000H, *not* 5F000H. In other words, the instruction sequence wraps around at the page boundary, unless the instruction at the boundary (in the above example, at 5EFFFH) is a long branch instruction. The only way to change the program page is by long branches (LCALL, LLNK, and LJP), where the absolute branch target address is specified. For example, if the current PC[19:0] = 047ACH (the page index is 04H and the offset is 7ACH) and the instruction pointed to by the current PC, i.e., the instruction at the address 047ACH, is "LJP A507FH" (jump to the program address A507FH), then the next PC[19:0] = A507FH, which means that the page and the offset are changed to A5H and 07FH, respectively. On the other hand, the short branch instructions cannot change the page indices.

Suppose the current PC is 6FFFEH and its instruction is "JR 5H" (jump to the program address PC + 5H). Then the next instruction address is 6F003H, *not* 70003H. In other words, the branch target address calculation also wraps around with respect to a page boundary. This situation is illustrated below:



Figure 2-2. Relative Jump Around Page Boundary

Programmers do not have to manually calculate the offset and insert extra instructions for a jump instruction across page boundaries. The compiler and the assembler for CalmRISC are in charge of producing appropriate codes for it.





Figure 2-3. Program Memory Layout

From 00000H to 00004H addresses are used for the vector address of exceptions, and 0001EH, 0001FH are used for the option only. Aside from these addresses others are reserved in the vector and option area. Program memory area from the address 00020H to FFFFH can be used for normal programs.

The Program memory size of S3CK215 is 8K word (16K byte), so from the address 00020H to 1FFFH are the program memory area.



ROM CODE OPTION (RCOD_OPT)

Just after power on, the ROM data located at 0001EH and 0001FH is used as the ROM code option. S3CK215 has ROM code options like the Reset value of Basic timer and Watchdog timer enable.

For example, if you program as below:

RCOD_OPT	1EH, 0x0000
RCOD_OPT	1FH, 0xbfff

- fxx/32 is used as Reset value of basic timer (by bit.14, 13, 12)
- Watchdog timer is enabled (by bit.11)

If you don't program any values in these option areas, then the default value is "1".

In these cases, the address 0001EH would be the value of "FFFFH".





Figure 2-4. ROM Code Option (RCOD_OPT)



DATA MEMORY ORGANIZATION

The total data memory address space is 64K bytes, addressed by *DA[15:0]*, and divided into 256 pages, Each page consists of 256 bytes as shown below.



Figure 2-5. Data Memory Map

The data memory page is indexed by SPR and IDH. In data memory index addressing mode, 16-bit data memory address is composed of two 8-bit SPRs, IDH[7:0] and IDL0[7:0] (or IDH[7:0] and IDL1[7:0]). IDH[7:0] points to a page index, and IDL0[7:0] (or IDL1[7:0]) represents the page offset. In data memory direct addressing mode, an 8-bit direct address, adr[7:0], specifies the offset of the page pointed to by IDH[7:0] (See the details for direct addressing mode in the instruction sections). Unlike the program memory organization, data memory address does *not* wrap around. In other words, data memory index addressing with modification performs an addition or a subtraction operation on the whole 16-bit address of IDH[7:0] and IDL0[7:0] (or IDL1[7:0]) and updates IDH[7:0] and IDL0[7:0] (or IDL1[7:0]) accordingly. Suppose IDH[7:0] is 0FH and IDL0[7:0] is FCH and the modification on the index registers, IDH[7:0] and IDL0[7:0], is increment by 5H, then, after the modification (i.e., 0FFCH + 5 = 1001H), IDH[7:0] and IDL0[7:0] become 10H and 01H, respectively.



The S3CK215 has 1024 bytes of data register address from 0080H to 047FH. The area from 0000H to 007FH is for peripheral control, and LCD RAM area is from 0480H to 008EH.



Figure 2-6. Data Memory Map



NOTES



3 REGISTERS

OVERVIEW

The registers of CalmRISC are grouped into 2 parts: general purpose registers and special purpose registers.

Registers		Mnemonics	Description	Reset Value
General Purpose		R0	General Register 0	Unknown
Registers (GPR)		R1	General Register 1	Unknown
		R2	General Register 2	Unknown
		R3	General Register 3	Unknown
Special Purpose	Group 0 (SPR0)	IDL0	Lower Byte of Index Register 0	Unknown
Registers (SPR) IDL1 Lower Byte o		Lower Byte of Index Register 1	Unknown	
		IDH	Higher Byte of Index Register	Unknown
		SR0	Status Register 0	00H
	Group 1 (SPR1)	ILX	Instruction Pointer Link Register for Extended Byte	Unknown
		ILH	Instruction Pointer Link Register for Higher Byte	Unknown
		ILL	Instruction Pointer Link Register for Lower Byte	Unknown
SR1 Status Register 1		Status Register 1	Unknown	

Table 3-1. General and Special Purpose Registers

GPR's can be used in most instructions such as ALU instructions, stack instructions, load instructions, *etc* (See the instruction set sections). From the programming standpoint, they have almost no restriction whatsoever. CalmRISC has 4 banks of GPR's and each bank has 4 registers, R0, R1, R2, and R3. Hence, 16 GPR's in total are available. The GPR bank switching can be done by setting an appropriate value in SR0[4:3] (See SR0 for details). The ALU operations between GPR's from different banks are *not* allowed.

SPR's are designed for their own dedicated purposes. They have some restrictions in terms of instructions that can access them. For example, direct ALU operations cannot be performed on SPR's. However, data transfers between a GPR and an SPR are allowed and stack operations with SPR's are also possible (See the instruction sections for details).



INDEX REGISTERS: IDH, IDL0 AND IDL1

IDH in concatenation with IDL0 (or IDL1) forms a 16-bit data memory address. Note that CalmRISC's data memory address space is 64 K byte (addressable by 16-bit addresses). Basically, IDH points to a page index and IDL0 (or IDL1) corresponds to an offset of the page. Like GPR's, the index registers are 2-way banked. There are 2 banks in total, each of which has its own index registers, IDH, IDL0 and IDL1. The banks of index registers can be switched by setting an appropriate value in SR0[2] (See SR0 for details). Normally, programmers can reserve an index register pair, IDH and IDL0 (or IDL1), for software stack operations.

LINK REGISTERS: ILX, ILH AND ILL

The link registers are specially designed for link-and-branch instructions (See LNK and LRET instructions in the instruction sections for details). When an LNK instruction is executed, the current PC[19:0] is saved into ILX, ILH and ILL registers, i.e., PC[19:16] into ILX[3:0], PC[15:8] into ILH [7:0], and PC[7:0] into ILL[7:0], respectively. When an LRET instruction is executed, the return PC value is recovered from ILX, ILH, and ILL, i.e., ILX[3:0] into PC[19:16], ILH[7:0] into PC[15:8] and ILL[7:0] into PC[7:0], respectively. These registers are used to access program memory by LDC/LDC+ instructions. When an LDC or LDC+ instruction is executed, the (code) data residing at the program address specified by ILX:ILH:ILL will be read into TBH:TBL. LDC+ also increments ILL after accessing the program memory.

There is a special core input pin signal, nP64KW, which is reserved for indicating that the program memory address space is only 64 K word. By grounding the signal pin to zero, the upper 4 bits of PC, PC[19:16], is deactivated and therefore the upper 4 bits, PA[19:16], of the program memory address signals from CalmRISC core are also deactivated. By doing so, power consumption due to manipulating the upper 4 bits of PC can be totally eliminated (See the core pin description section for details). From the programmer's standpoint, when nP64KW is tied to the ground level, then PC[19:16] is not saved into ILX for LNK instructions and ILX is not read back into PC[19:16] for LRET instructions. Therefore, ILX is totally unused in LNK and LRET instructions when nP64KW = 0.



STATUS REGISTER 0: SR0

SR0 is mainly reserved for system control functions and each bit of SR0 has its own dedicated function.

Flag Name	Bit	Description
eid	0	Data memory page selection in direct addressing
ie	1	Global interrupt enable
idb	2	Index register banking selection
grb[1:0]	4,3	GPR bank selection
exe	5	Stack overflow/underflow exception enable
ie0	6	Interrupt 0 enable
ie1	7	Interrupt 1 enable

Table 3-2. Status Register 0 configuration

SR0[0] (or eid) selects which page index is used in direct addressing. If eid = 0, then page 0 (page index = 0) is used. Otherwise (eid = 1), IDH of the current index register bank is used for page index. SR0[1] (or ie) is the global interrupt enable flag. As explained in the interrupt/exception section, CalmRISC has 3 interrupt sources (non-maskable interrupt, interrupt 0, and interrupt 1) and 1 stack exception. Both interrupt 0 and interrupt 1 are masked by setting SR0[1] to 0 (i.e., ie = 0). When an interrupt is serviced, the global interrupt enable flag ie is automatically cleared. The execution of an IRET instruction (return from an interrupt service routine) automatically sets ie = 1. SR0[2] (or idb) and SR0[4:3] (or grb[1:0]) selects an appropriate bank for index registers and GPR's, respectively as shown below:



Figure 3-1. Bank Selection by Setting of GRB Bits and IDB Bit

SR0[5] (or exe) enables the stack exception, that is, the stack overflow/underflow exception. If exe = 0, the stack exception is disabled. The stack exception can be used for program debugging in the software development stage. SR0[6] (or ie0) and SR0[7] (or ie1) are enabled, by setting them to 1. Even though ie0 or ie1 are enabled, the interrupts are ignored (not serviced) if the global interrupt enable flag ie is set to 0.



STATUS REGISTER 1: SR1

SR1 is the register for status flags such as ALU execution flag and stack full flag.

Flag Name	Bit	Description
С	0	Carry flag
V	1	Overflow flag
Z	2	Zero flag
N	3	Negative flag
SF	4	Stack Full flag
_	5,6,7	Reserved

Table 3-3. Status Register 1: SR1

SR1[0] (or C) is the carry flag of ALU executions. SR1[1] (or V) is the overflow flag of ALU executions. It is set to 1 if and only if the carry-in into the 8-th bit position of addition/subtraction differs from the carry-out from the 8-th bit position. SR1[2] (or Z) is the zero flag, which is set to 1 if and only if the ALU result is zero. SR1[3] (or N) is the negative flag. Basically, the most significant bit (MSB) of ALU results becomes N flag. Note a load instruction into a GPR is considered an ALU instruction. However, if an ALU instruction touches the overflow flag (V) like ADD, SUB, CP, *etc*, N flag is updated as exclusive-OR of V and the MSB of the ALU result. This implies that even if an ALU operation results in overflow, N flag is still valid. SR1[4] (or SF) is the stack overflow flag. It is set when the hardware stack is overflowed or under flowed. Programmers can check if the hardware stack has any abnormalities by the stack exception or testing if SF is set (See the hardware stack section for great details).

NOTE

When an interrupt occurs, SR0 and SR1 are not saved by hardware, so SR0, and SR1 register values must be saved by software.



4 MEMORY MAP

OVERVIEW

To support the control of peripheral hardware, the address for peripheral control registers are memory-mapped to page 0 of the RAM. Memory mapping lets you use a mnemonic as the operand of an instruction in place of the specific memory location.

In this section, detailed descriptions of the control registers are presented in an easy-to-read format. You can use this section as a quick-reference source when writing application programs.

This memory area can be accessed with the whole method of data memory access.

- If SR0 bit 0 is "0" then the accessed register area is always page 0.
- If SR0 bit 0 is "1" then the accessed register page is controlled by the proper IDH register's value.

So if you want to access the memory map area, clear the SR0.0 and use the direct addressing mode. This method is used for most cases.

This control register is divided into five areas. Here, the system control register area is same in every device.



Figure 4-1. Memory Map Area



Register Name	Mnemonic	Decimal	Hex	Reset	R/W		
Locations 16H-1FH are not mapped							
Port 5 data register	P5	21	15H	00H	R/W		
Port 4 data register	P4	20	14H	00H	R/W		
Port 3 data register	P3	19	13H	00H	R/W		
Port 2 data register	P2	18	12H	00H	R/W		
Port 1 data register	P1	17	11H	00H	R/W		
Port 0 data register	P0	16	10H	00H	R/W		
Locations	0EH-0FH are not m	napped.					
Watchdog timer control register	WDTCON	13	0DH	X0H	R/W		
Basic timer counter	BTCNT	12	0CH	00H	R		
Interrupt ID register 1	IIR1	11	0BH	-	R/W		
Interrupt priority register 1	IPR1	10	0AH	-	R/W		
Interrupt mask register 1	IMR1	9	09H	00H	R/W		
Interrupt request register 1	IRQ1	8	08H	-	R		
Interrupt ID register 0	IIR0	7	07H	-	R/W		
Interrupt priority register 0	IPR0	6	06H	-	R/W		
Interrupt mask register 0	IMR0	5	05H	00H	R/W		
Interrupt request register 0	IRQ0	4	04H	-	R		
Oscillator control register	OSCCON	3	03H	00H	R/W		
Power control register	PCON	2	02H	04H	R/W		
Locations	Locations 00H-01H are not mapped.						

Table 4-1. Registers

NOTES:

1. '-' means undefined.

2. If you want to clear the bit of IRQx, then write the number that you want to clear to IIRx. For example, when clear IRQ0.4 then LD Rx, #04H and LD IIR0, Rx.



Register Name	Mnemonic	Decimal	Hex	Reset	R/W
Timer 2 counter	T2CNT	82	52H	_	R
Timer 2 data register	T2DATA	81	51H	FFH	R/W
Timer 2 control register	T2CON	80	50H	00H	R/W
Locations	4DH-4FH are not r	napped			
Timer 1 counter (low byte)	T1CNTL	76	4CH	-	R
Timer 1 counter (high byte)	T1CNTH	75	4BH	-	R
Timer 1 data register (low byte)	T1DATAL	74	4AH	FFH	R/W
Timer 1 data register (high byte)	T1DATAH	73	49H	FFH	R/W
Timer 1 count register	T1CON	72	48H	00H	R/W
Locations	45H-47H are not n	napped			
Timer 0 counter (low byte)	TOCNTL	68	44H	_	R
Timer 0 counter (high byte)	T0CNTH	67	43H	_	R
Timer 0 data register (low byte)	TODATAL	66	42H	FFH	R/W
Timer 0 data register (high byte)	TODATAH	65	41H	FFH	R/W
Timer 0 count register	T0CON	64	40H	00H	R/W
Location 36H-3FH are not mapped					
Port 5 control register (low byte)	P5CONL	53	35H	00H	R/W
Port 5 control register (high byte)	P5CONH	52	34H	00H	R/W
Location 32H-33H are not mapped					
Port 4 control register (low byte)	P4CONL	49	31H	00H	R/W
Port 4 control register (high byte)	P4CONH	48	30H	00H	R/W
Locations	2EH-2FH are not n	napped			
Port 3 control register (low byte)	P3CONL	45	2DH	00H	R/W
Port 3 control register (high byte)	P3CONH	44	2CH	00H	R/W
Locations	2AH-2BH are not r	napped			
Port 2 control register (low byte)	P2CONL	41	29H	00H	R/W
Port 2 control register (high byte)	P2CONH	40	28H	00H	R/W
Locations	24H-27H are not n	napped			
Port 1 pull-up register	P1PUR	35	23H	00H	R/W
Port 1 control register (low byte)	P1CONL	34	22H	00H	R/W
Port 1 control register (high byte)	P1CONH	33	21H	00H	R/W
Port 0 control register	P0CON	32	20H	00H	R/W

Table 4-1. Registers (continued)



Register Name	Mnemonic	Decimal	Hex	Reset	R/W	
Locations 7DH-7FH are not mapped						
Multiplication result (low byte)	MRL	124	7CH	00H	R	
Multiplication result (high byte)	MRH	123	7BH	00H	R	
Multiplier Y input register	MYINP	122	7AH	00H	R/W	
Multiplier X input register	MXINP	121	79H	00H	R/W	
Multiplier control register	MULCON	120	78H	00H	R/W	
OP amp control register	OPCON	119	77H	00H	R/W	
D/A converter data register (low byte)	DADATAL	118	76H	00H	R/W	
D/A converter data register (high byte)	DADATAH	117	75H	00H	R/W	
D/A converter control register	DACON	116	74H	00H	R/W	
Locatio	ons 73H is not map	ped				
Main system clock output control register	CLOCON	114	72H	00H	R/W	
Battery level detector register	BLDCON	113	71H	00H	R/W	
Watch timer control register	WTCON	112	70H	00H	R/W	
Location	62H-6FH are not m	apped				
LCD mode register	LMOD	97	61H	00H	R/W	
LCD control register	LCON	96	60H	00H	R/W	
Locati	on 5FH is not map	ped				
A/D converter data register (low byte)	ADDATAL	94	5EH	-	R	
A/D converter data register (high byte)	ADDATAH	93	5DH	-	R	
A/D converter control register	ADCON	92	5CH	00H	R/W	
Locatio	ons 5BH is not map	ped				
Serial I/O data register	SIODATA	90	5AH	00H	R/W	
Serial I/O pre-scale register	SIOPS	89	59H	00H	R/W	
Serial I/O control register	SIOCON	88	58H	00H	R/W	
Timer 3 counter	T3CNT	87	57H	_	R	
Timer 3 data register (low byte)	T3DATAL	86	56H	FFH	R/W	
Timer 3 data register (high byte)	T3DATAH	85	55H	FFH	R/W	
Timer 3 control register	T3CON	84	54H	00H	R/W	
Locatio	ons 53H is not map	ped				

Table 4-1. Registers (continued)



5 HARDWARE STACK

OVERVIEW

The hardware stack in CalmRISC has two usages:

- To save and restore the return PC[19:0] on LCALL, CALLS, RET, and IRET instructions.
- Temporary storage space for registers on PUSH and POP instructions.

When PC[19:0] is saved into or restored from the hardware stack, the access should be 20 bits wide. On the other hand, when a register is pushed into or popped from the hardware stack, the access should be 8 bits wide. Hence, to maximize the efficiency of the stack usage, the hardware stack is divided into 3 parts: the extended stack bank (XSTACK, 4-bits wide), the odd bank (8-bits wide), and the even bank (8-bits wide).



Figure 5-1. Hardware Stack



The top of the stack (TOS) is pointed to by a stack pointer, called **sptr[5:0]**. The upper 5 bits of the stack pointer, sptr[5:1], points to the stack level into which either PC[19:0] or a register is saved. For example, if sptr[5:1] is 5H or TOS is 5, then level 5 of XSTACK is empty and either level 5 of the odd bank or level 5 of the even bank is empty. In fact, sptr[0], the stack bank selection bit, indicates which bank(s) is empty. If sptr[0] = 0, both level 5 of the even and the odd banks are empty. On the other hand, if sptr[0] = 1, level 5 of the odd bank is empty, but level 5 of the even bank is occupied. This situation is well illustrated in the figure below.



Figure 5-2. Even and Odd Bank Selection Example

As can be seen in the above example, sptr[5:1] is used as the hardware stack pointer when PC[19:0] is pushed or popped and sptr[5:0] as the hardware stack pointer when a register is pushed or popped. Note that XSTACK is used only for storing and retrieving PC[19:16]. Let us consider the cases where PC[19:0] is pushed into the hardware stack (by executing LCALL/CALLS instructions or by interrupts/exceptions being served) or is retrieved from the hardware stack (by executing RET/IRET instructions). Regardless of the stack bank selection bit (sptr[0]), TOS of the even bank and the odd bank store or return PC[7:0] or PC[15:8], respectively. This is illustrated in the following figures.





Figure 5-3. Stack Operation with PC [19:0]

As can be seen in the figures, when stack operations with PC[19:0] are performed, the stack level pointer sptr[5:1] (*not* sptr[5:0]) is either incremented by 1 (when PC[19:0] is pushed into the stack) or decremented by 1 (when PC[19:0] is popped from the stack). The stack bank selection bit (sptr[0]) is unchanged. If a CalmRISC core input signal *nP64KW* is 0, which signifies that only PC[15:0] is meaningful, then any access to XSTACK is totally deactivated from the stack operations with PC. Therefore, XSTACK has no meaning when the input pin signal, *nP64KW*, is tied to 0. In that case, XSTACK doesn't have to even exist. As a matter of fact, XSTACK is not included in CalmRISC core itself and it is interfaced through some specially reserved core pin signals (*nPUSH, nSTACK, XHSI[3:0], XSHO[3:0]*), if the program address space is more than 64 K words (See the core pin signal section for details).

With regards to stack operations with registers, a similar argument can be made. The only difference is that the data written into or read from the stack are a byte. Hence, the even bank and the odd bank are accessed alternately as shown below.





Figure 5-4. Stack Operation with Registers

When the bank selection bit (sptr[0]) is 0, then the register is pushed into the even bank and the bank selection bit is set to 1. In this case, the stack level pointer is unchanged. When the bank selection bit (sptr[0]) is 1, then the register is pushed into the odd bank, the bank selection bit is set to 0, and the stack level pointer is incremented by 1. Unlike the push operations of PC[19:0], any data are not written into XSTACK in the register push operations. This is illustrated in the example figures. When a register is pushed into the stack, sptr[5:0] is incremented by 1 (*not* the stack level pointer sptr[5:1]). The register pop operations are the reverse processes of the register push operations. When a register is popped out of the stack, sptr[5:0] is decremented by 1 (*not* the stack level pointer sptr[5:1]).

Hardware stack overflow/underflow happens when the MSB of the stack level pointer, sptr[5], is 1. This is obvious from the fact that the hardware stack has only 16 levels and the following relationship holds for the stack level pointer in a normal case.

Suppose the stack level pointer sptr[5:1] = 15 (or 01111B in binary format) and the bank selection bit sptr[0] = 1. Here if either PC[19:0] or a register is pushed, the stack level pointer is incremented by 1. Therefore, sptr[5:1] = 16 (or 10000B in binary format) and sptr[5] = 1, which implies that the stack is overflowed. The situation is depicted in the following.





Figure 5-5. Stack Overflow


The first overflow happens due to a register push operation. As explained earlier, a register push operation increments sptr[5:0] (not sptr[5:1]), which results in sptr[5] = 1, sptr[4:1] = 0 and sptr[0] = 0. As indicated by sptr[5] = 1, an overflow happens. Note that this overflow doesn't overwrite any data in the stack. On the other hand, when PC[19:0] is pushed, sptr[5:1] is incremented by 1 instead of sptr[5:0], and as expected, an overflow results. Unlike the first overflow, PC[7:0] is pushed into level 0 of the even bank and the data that has been there before the push operation is *overwritten*. A similar argument can be made about stack underflows. Note that any stack operation, which causes the stack to overflow or underflow, doesn't necessarily mean that any data in the stack are lost, as is observed in the first example.

In SR1, there is a status flag, SF (Stack Full Flag), which is exactly the same as sptr[5]. In other words, the value of sptr[5] can be checked by reading SF (or SR1[4]). SF is not a sticky flag in the sense that if there was a stack overflow/underflow but any following stack access instructions clear sptr[5] to 0, then SF = 0 and programmers cannot tell whether there was a stack overflow/underflow by reading SF. For example, if a program pushes a register 64 times in a row, sptr[5:0] is exactly the same as sptr[5:0] before the push sequence. Therefore, special attention should be paid.

Another mechanism to detect a stack overflow/underflow is through a stack exception. A stack exception happens only when the execution of any stack access instruction results in SF = 1 (or sptr[5] = 1). Suppose a register push operation makes SF = 1 (the SF value before the push operation doesn't matter). Then the stack exception due to the push operation is immediately generated and served If the stack exception enable flag (exe of SR0) is 1. If the stack exception enable flag is 0, then the generated interrupt is not served but pending. Sometime later when the stack exception enable flag is set to 1, the pending exception request is served even if SF = 0. More details are available in the stack exception section.



6 EXCEPTIONS

OVERVIEW

Exceptions in CalmRISC are listed in the table below. Exception handling routines, residing at the given addresses in the table, are invoked when the corresponding exception occurs. The start address of each exception routine is specified by concatenation 0H (leading 4 bits of 0) and the 16-bit data in the exception vector listed in the table. For example, the interrupt service routine for IRQ[0] starts from 0H:PM[00002H]. Note that ":"means concatenation and PM[*] stands for the 16-bit content at the address * of the program memory. Aside from the exception due to reset release, the current PC is pushed in the stack on an exception. When an exception is executed due to IRQ[1:0]/IEXP, the global interrupt enable flag, ie bit (SR0[1]), is set to 0, whereas ie is set to 1 when IRET or an instruction that explicitly sets ie is executed.

Name	Address	Priority	Description
Reset	00000H	1st	Exception due to reset release.
-	00001H	—	Reserved
IRQ[0]	00002H	3rd	Exception due to nIRQ[0] signal. Maskable by setting ie/ie0.
IRQ[1]	00003H	4th	Exception due to nIRQ[1] signal. Maskable by setting ie/ie1.
IEXP	00004H	2nd	Exception due to stack full. Maskable by setting exe.
_	00005H	_	Reserved.
_	00006H	_	Reserved.
-	00007H	—	Reserved.

Table 6-1. Exceptions

NOTE: Break mode due to BKREQ has a higher priority than all the exceptions above. That is, when BKREQ is active, even the exception due to reset release is not executed.

HARDWARE RESET

When Hardware Reset is active (the reset input signal pin nRES = 0), the control pins in the CalmRISC core are initialized to be disabled, and SR0 and sptr (the hardware stack pointer) are initialized to be 0. Additionally, the interrupt sensing block is cleared. When Hardware Reset is released (nRES = 1), the reset exception is executed by loading the JP instruction in IR (Instruction Register) and 0h:0000h in PC. Therefore, when Hardware Reset is released, the "JP {0h:PM[00000h]}" instruction is executed.



IRQ[0] EXCEPTION

When a core input signal *nIRQ[0]* is low, SR0[6] (ie0) is high, and SR0[1] (ie) is high, IRQ[0] exception is generated, and this will load the CALL instruction in IR (Instruction Register) and 0h:0002h in PC. Therefore, on an IRQ[0] exception, the "CALL {0h:PM[00002h]}" instruction is executed. When the IRQ[0] exception is executed, SR0[1] (ie) is set to 0.

IRQ[1] EXCEPTION (LEVEL-SENSITIVE)

When a core input signal *nIRQ[1]* is low, SR0[7] (ie1) is high, and SR0[1] (ie) is high, IRQ[1] exception is generated, and this will load the CALL instruction in IR (Instruction Register) and 0h:0003h in PC. Therefore, on an IRQ[1] exception, the "CALL {0h:PM[00003h]}" instruction is executed. When the IRQ[1] exception is executed, SR0[1] (ie) is set to 0.

HARDWARE STACK FULL EXCEPTION

A Stack Full exception occurs when a stack operation is performed and as a result of the stack operation sptr[5] (SF) is set to 1. If the stack exception enable bit, exe (SR0[5]), is 1, the Stack Full exception is served. One exception to this rule is when nNMI causes a stack operation that sets sptr[5] (SF), since it has higher priority.

Handling a Stack Full exception may cause another Stack Full exception. In this case, the new exception is ignored. On a Stack Full exception, the CALL instruction is loaded in IR (Instruction Register) and 0h:0004h in PC. Therefore, when the Stack Full exception is activated, the "CALL {0h:PM[00004h]}" instruction is executed. When the exception is executed, SR0[1] (ie) is set to 0.

BREAK EXCEPTION

Break exception is reserved only for an in-circuit debugger. When a core input signal, *BKREQ*, is high, the CalmRISC core is halted or in the break mode, until *BKREQ* is deactivated. Another way to drive the CalmRISC core into the break mode is by executing a break instruction, BREAK. When BREAK is fetched, it is decoded in the fetch cycle (IF stage) and the CalmRISC core output signal *nBKACK* is generated in the second cycle (ID/MEM stage). An in-circuit debugger generates *BKREQ* active by monitoring *nBKACK* to be active. BREAK instruction is exactly the same as the NOP (no operation) instruction except that it does not increase the program counter and activates nBKACK in the second cycle (or ID/MEM stage of the pipeline). There, once BREAK is encountered in the program execution, it falls into a deadlock. BREAK instruction is reserved for in-circuit debuggers only, so it should not be used in user programs.



EXCEPTIONS (or INTERRUPTS)



Figure 6-1. Interrupt Structure





Figure 6-2. Interrupt Structure



INTERRUPT MASK REGISTERS



Figure 6-3. Interrupt Mask Register



INTERRUPT PRIORITY REGISTER





PROGRAMMING TIP — Interrupt Programming Tip 1

Jumped from vector 2

	PUSH PUSH LD CP JR CP JR CP JP JP	SR1 R0 R0, IIR00 R0, #03h ULE, LTE03 R0, #05h ULE, LTE05 R0, #06h EQ, IRQ6_srv T, IRQ7_srv		
LIEUS	JP JP	R0, #04 EQ, IRQ4_srv T. IRQ5_srv		
LTE03	CP JR CP JP JP	R0, #01 ULE, LTE01 R0, #02 EQ, IRQ2_srv T, IRQ3 srv		
LTE01	CP JP	R0, #00h EQ, IRQ0_srv		
IRQ0_srv	JF	1, 11(Q1_31)	; \rightarrow	service for IRQ0
	• POP POP IRET	R0 SR1		
IRQ1_srv	•		$; \rightarrow$	service for IRQ1
	POP POP IRET	R0 SR1		
IRQ7_srv	•		; \rightarrow	service for IRQ7
	• POP POP IRET	R0 SR1		

NOTE

If the SR0 register is changed in the interrupt service routine, then the SR0 register must be pushed and popped in the interrupt service routine.



PROGRAMMING TIP — Interrupt Programming Tip 2

Jumped from vector 2

	PUSH PUSH LD SL LD ADD PUSH RET	SR1 R0 R1 R0, IIR00 R0 R1, < TBL_INTx R0, > TBL_INTx R1 R0		
TBL_INTx	LJP LJP LJP LJP LJP LJP LJP LJP	IRQ0_svr IRQ1_svr IRQ2_svr IRQ3_svr IRQ4_svr IRQ5_svr IRQ6_svr IRQ7 svr		
IRQ0_srv			; \rightarrow	service for IRQ0
	•			
	POP POP POP IRET	R1 R0 SR1		
IRQ1_srv			; \rightarrow	service for IRQ1
	POP POP POP IRET	R1 R0 SR1		
IRO7 srv	•		•	service for IRO7
	•		, ¬	
	POP POP POP IRET	R1 R0 SR1		

NOTE

- 1. If the SR0 register is changed in the interrupt service routine, then the SR0 register must be pushed and popped in the interrupt service routine.
- 2. Above example is assumed that ROM size is less than 64K-word and all the LJP instructions in the jump table (TBL_INTx) is in the same page.



T INSTRUCTION SET

OVERVIEW

GLOSSARY

This chapter describes the CalmRISC instruction set and the details of each instruction are listed in alphabetical order. The following notations are used for the description.

Notation	Interpretation
<opn></opn>	Operand N. N can be omitted if there is only one operand. Typically, <op1> is the destination (and source) operand and <op2> is a source operand.</op2></op1>
GPR	General Purpose Register
SPR	Special Purpose Register (IDL0, IDL1, IDH, SR0, ILX, ILH, ILL, SR1)
adr:N	N-bit address specifier
@idm	Content of memory location pointed by ID0 or ID1
(adr:N)	Content of memory location specified by adr:N
cc:4	4-bit condition code. Table 7-6 describes cc:4.
imm:N	N-bit immediate number
&	Bit-wise AND
	Bit-wise OR
~	Bit-wise NOT
^	Bit-wise XOR
N**M	Mth power of N
(N) _M	M-based number N

Table 7-1. Instruction Notation Conventions

As additional note, only the affected flags are described in the tables in this section. That is, if a flag is not affected by an operation, it is NOT specified.



INSTRUCTION SET MAP

IR	[12:10]000	001	010	011	100	101	110	111		
[15:13,7:2] 000 xxxxxx	ADD GPR, #imm:8	SUB GPR, #imm:8	CP GPR, #imm8	LD GPR, #imm:8	TM GPR, #imm:8	AND GPR, #imm:8	OR GPR, #imm:8	XOR GPR, #imm:8		
001 xxxxxx	ADD GPR, @idm	SUB GPR, @idm	CP GPR, @idm	LD GPR, @idm	LD @idm, GPR	AND GPR, @idm	OR GPR, @idm	XOR GPR, @idm		
010 xxxxxx	ADD GPR, adr:8	SUB GPR, adr:8	CP GPR, adr:8	LD GPR, adr:8	BITT a	dr:8.bs	BITS adr:8.bs			
011 xxxxxx	ADC GPR, adr:8	SBC GPR, adr:8	CPC GPR, adr:8	LD adr:8, GPR	BITR a	dr:8.bs	BITC a	dr:8.bs		
100 000000	ADD GPR, GPR	SUB GPR, GPR	CP GPR, GPR	BMS/BM C	LD SPR0, #imm:8	AND GPR, adr:8	OR GPR, adr:8	XOR GPR, adr:8		
100 000001	ADC GPR, GPR	SBC GPR, GPR	CPC GPR, GPR	invalid						
100 000010	invalid	invalid	invalid	invalid						
100 000011	AND GPR, GPR	OR GPR, GPR	XOR GPR, GPR	invalid						
100 00010x	SLA/SL/ RLC/RL/ SRA/SR/ RRC/RR/ GPR	INC/INCC /DEC/ DECC/ COM/ COM2/ COMC GPR	invalid	invalid						
100 00011x	LD SPR, GPR	LD GPR, SPR	SWAP GPR, SPR	LD TBH/TBL, GPR						
100 00100x	PUSH SPR	POP SPR	invalid	invalid						
100 001010	PUSH GPR	POP GPR	LD GPR, GPR	LD GPR, TBH/TBL						

Table 7-2. Overall Instruction Set Map



IR	[12:10]000	001	010	011	100	101	110	111		
100 001011	POP	invalid	LDC	invalid	LD SPR0, #imm:8	AND GPR, adr:8	OR GPR, adr:8	XOR GPR, adr:8		
100 00110x	RET/LRET/ IRET/NOP/ BREAK	invalid	invalid	invalid						
100 00111x	invalid	invalid	invalid	invalid						
100 01xxxx	LD GPR:bank, GPR:bank	AND SR0, #imm:8	OR SR0, #imm:8	BANK #imm:2						
100 100000	invalid	invalid	invalid	invalid						
100 110011										
100 1101xx	LCALL cc:4,	imm:20 (2-v	vord instruct	ion)						
100 1110xx	LLNK cc:4, ir	mm:20 (2-w	ord instructio	on)						
100 1111xx	LJP cc:4, imi	m:20 (2-wor	d instruction)						
[15:10] 101 xxx		JR cc:4, imm:9								
110 0xx	CALLS imm:12									
110 1xx		LNKS imm:12								
111 xxx	CLD GPI	R, imm:8 / C	LD imm:8, 0	GPR / JNZD	GPR, imm:8	8 / SYS #im	m:8 / COP #	imm:12		

Table 7-2. Overall Instruction Set Map (Continued)

NOTE: *"invalid"* - invalid instruction.



Instruction	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADD GPR, #imm:8		000			000		GF	PR	imm[7:0]								
SUB GPR, #imm:8					001												
CP GPR, #imm:8					010												
LD GPR, #imm:8					011												
TM GPR, #imm:8					100												
AND GPR, #imm:8					101												
OR GPR, #imm:8					110												
XOR GPR, #imm:8					111												
ADD GPR, @idm		001			000		GF	PR	idx	m	od		of	fset[4	:0]		
SUB GPR, @idm					001												
CP GPR, @idm					010												
LD GPR, @idm					011												
LD @idm, GPR					100												
AND GPR, @idm					101												
OR GPR, @idm					110												
XOR GPR, @idm					111												
ADD GPR, adr:8		010			000		GPR		adr[7:0]								
SUB GPR, adr:8					001												
CP GPR, adr:8					010												
LD GPR, adr:8					011												
BITT adr:8.bs				1	0		bs										
BITS adr:8.bs				11													
ADC GPR, adr:8		011		000		GF	PR				adr	[7:0]					
SBC GPR, adr:8				001													
CPC GPR, adr:8				010													
LD adr:8, GPR				011													
BITR adr:8.bs				10		10		bs									
BITC adr:8.bs				1	1												

Table 7-3. Instruction Encoding



Instruction	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD GPRd, GPRs		100			000		GP	Rd	(000	0000			GF	PRs
SUB GPRd, GPRs					001											
CP GPRd, GPRs					010											
BMS/BMC					011											
ADC GPRd, GPRs					000						000	0001				
SBC GPRd, GPRs					001											
CPC GPRd, GPRs					010											
invalid					011											
invalid					ddd						000	010				
AND GPRd, GPRs					000						000	011				
OR GPRd, GPRs					001											
XOR GPRd, GPRs					010											
invalid					011											
ALUop1					000		GF	PR	00010			ALUop1				
ALUop2					001		GF	PR				ALUop2				
invalid				0	10–01	1	х	х							XXX	
LD SPR, GPR					000		GF	PR			0001	1			SPR	
LD GPR, SPR					001		GF	PR						SPR		
SWAP GPR, SPR					010		GF	PR						SPR		
LD TBL, GPR					011		GF	PR						х	0	х
LD TBH, GPR														х	1	х
PUSH SPR					000		х	х			0010	0			SPR	
POP SPR					001		х	х							SPR	
invalid				0	10–01	1	х	х							xxx	
PUSH GPR					000		GF	PR			001	010			G	PR
POP GPR					001		GF	PR							G	PR
LD GPRd, GPRs				010		GP	Rd							GF	PRs	
LD GPR, TBL				011		GF	PR							0	х	
LD GPR, TBH														1	х	
POP				000		х	х			001	011			Х	x	
LDC @IL					010										0	х
LDC @IL+															1	х
Invalid				0	001, 011										X	x

Table 7-3. Instruction Encoding (Continued)

NOTE: "x" means not applicable.



Instruction	15-13	12	11	10	98		7	6	5	4	3	2	1	0	2 nd word
MODop1	100		000		x	x	00110				•	MODop1			_
Invalid		0	01–01	1	x	x	XXX								
Invalid			000		х	x	0	1			ххх	xxx			
AND SR0, #imm:8			001		imm	[7:6]					imm	[5:0]			
OR SR0, #imm:8			010		imm	[7:6]									
BANK #imm:2			011		x	x			х	im	nm		ххх		
										[1	:0]				_
Invalid		0		хх	xx				1000	0000	-1100)1111			
LCALL cc, imm:20				С	C			11	01			imm[′	19:16		imm[15:0]
LLNK cc, imm:20															
LJP cc, imm:20															
LD SPR0, #imm:8		1	0	0	SP	R0		IMM[7:0]							_
AND GPR, adr:8			0	1	GI	PR		ADR[7:0]							
OR GPR, adr:8			1	0											
XOR GPR, adr:8			1	1											
JR cc, imm:9	101	imm		С	C		imm[7:0]								
		[8]													_
CALLS imm:12	110	0						imm[[11:0]						
LNKS imm:12		1			-										
CLD GPR, imm:8	111	0	0	00 GPR			imm[7:0]								
CLD imm:8, GPR			0	1	GI	PR									
JNZD GPR, imm:8			1	0	GI	PR									
SYS #imm:8			1	11 xx											
COP #imm:12		1					imm[11:0]								

Table 7-3. Instruction Encoding (Concluded)

NOTES:

1. "x" means not applicable.

2. There are several MODop1 codes that can be used, as described in table 7-9.

3. The operand 1(GPR) of the instruction JNZD is Bank 3's register.



Symbol	Code	Description
ID0	0	Index 0 IDH:IDL0
ID1	1	Index 1 IDH:IDL1

Table 7-4. Index Code Information ("idx")

Table 7-5. Index Modification Code Information ("mod")

Symbol	Code	Function
@IDx + offset:5	00	$DM[IDx], IDx \leftarrow IDx + offset$
@[IDx - offset:5]	01	DM[IDx + (2's complement of offset:5)],
		$IDx \leftarrow IDx + (2s complement of offset:5)$
@[IDx + offset:5]!	10	$DM[IDx + offset], IDx \leftarrow IDx$
@[IDx - offset:5]!	11	DM[IDx + (2's complement of offset:5)], IDx \leftarrow IDx

NOTE: Carry from IDL is propagated to IDH. In case of @[IDx - offset:5] or @[IDx - offset:5]!, the assembler should convert offset:5 to the 2's complement format to fill the operand field (offset[4:0]).

Furthermore, @[IDx - 0] and @[IDx - 0]! are converted to @[IDx + 0] and @[IDx + 0]!, respectively.

Symbol (cc:4)	Code	Function
Blank	0000	always
NC or ULT	0001	C = 0, unsigned less than
C or UGE	0010	C = 1, unsigned greater than or equal to
Z or EQ	0011	Z = 1, equal to
NZ or NE	0100	Z = 0, not equal to
OV	0101	V = 1, overflow - signed value
ULE	0110	~C Z, unsigned less than or equal to
UGT	0111	C & ~Z, unsigned greater than
ZP	1000	N = 0, signed zero or positive
MI	1001	N = 1, signed negative
PL	1010	~N & ~Z, signed positive
ZN	1011	Z N, signed zero or negative
SF	1100	Stack Full
EC0-EC2	1101-1111	EC[0] = 1/EC[1] = 1/EC[2] = 1

Table 7-6. Condition Code Information ("cc")

NOTE: EC[2:0] is an external input (CalmRISC core's point of view) and used as a condition.



Symbol	Code	Function
SLA	000	arithmetic shift left
SL	001	shift left
RLC	010	rotate left with carry
RL	011	rotate left
SRA	100	arithmetic shift right
SR	101	shift right
RRC	110	rotate right with carry
RR	111	rotate right

Table 7-7. "ALUop1" Code Information

Table 7-8. "ALUop2" Code Information

Symbol	Code	Function
INC	000	increment
INCC	001	increment with carry
DEC	010	decrement
DECC	011	decrement with carry
СОМ	100	1's complement
COM2	101	2's complement
COMC	110	1's complement with carry
_	111	reserved

Table 7-9. "MODop1" Code Information

Symbol	Code	Function
LRET	000	return by IL
RET	001	return by HS
IRET	010	return from interrupt (by HS)
NOP	011	no operation
BREAK	100	reserved for debugger use only
_	101	reserved
_	110	reserved
_	111	reserved



QUICK REFERENCE

Operation	op1	op2	Function	Flag	# of word / cycle
AND	GPR	adr:8	op1 ← op1 & op2	z,n	1W1C
OR		#imm:8	op1 ← op1 op2	z,n	
XOR		GPR	op1 ← op1 ^ op2	z,n	
ADD		@idm	$op1 \leftarrow op1 + op2$	c,z,v,n	
SUB			op1 ← op1 + ~op2 + 1	c,z,v,n	
СР			op1 + ~op2 + 1	c,z,v,n	
ADC	GPR	GPR	$op1 \leftarrow op1 + op2 + c$	c,z,v,n	
SBC		adr:8	op1 ← op1 + ~op2 + c	c,z,v,n	
CPC			op1 + ~op2 + c	c,z,v,n	
ТМ	GPR	#imm:8	op1 & op2	z,n	
BITS	R3	adr:8.bs	$op1 \leftarrow (op2[bit] \leftarrow 1)$	z	
BITR			$op1 \leftarrow (op2[bit] \leftarrow 0)$	Z	
BITC			$op1 \leftarrow \sim (op2[bit])$	Z	
BITT			$z \leftarrow \sim (op2[bit])$	Z	
BMS/BMC	_	-	$TF \leftarrow 1 / 0$	_	
PUSH	GPR	-	$HS[sptr] \leftarrow GPR, (sptr \leftarrow sptr + 1)$	_	
POP			$GPR \leftarrow HS[sptr - 1], (sptr \leftarrow sptr - 1)$	z,n	
PUSH	SPR	-	$HS[sptr] \leftarrow SPR, (sptr \leftarrow sptr + 1)$	_	
POP			$SPR \leftarrow HS[sptr - 1], (sptr \leftarrow sptr - 1)$		
POP	-	_	$sptr \leftarrow sptr - 2$	-	
SLA	GPR	-	$c \leftarrow op1[7], op1 \leftarrow \{op1[6:0], 0\}$	c,z,v,n	
SL			$c \leftarrow op1[7], op1 \leftarrow \{op1[6:0], 0\}$	c,z,n	
RLC			$c \leftarrow op1[7], op1 \leftarrow \{op1[6:0], c\}$	c,z,n	
RL			$c \leftarrow op[7], op1 \leftarrow {op1[6:0], op1[7]}$	c,z,n	
SRA			$c \leftarrow op[0], op1 \leftarrow {op1[7],op1[7:1]}$	c,z,n	
SR			$c \leftarrow op1[0], op1 \leftarrow \{0, op1[7:1]\}$	c,z,n	
RRC			$c \leftarrow op1[0], op1 \leftarrow \{c, op1[7:1]\}$	c,z,n	
RR			$c \leftarrow op1[0], op1 \leftarrow \{op1[0], op1[7:1]\}$	c,z,n	
INC			op1 ← op1 + 1	c,z,v,n	
INCC			op1 ← op1 + c	c,z,v,n	
DEC			op1 ← op1 + 0FFh	c,z,v,n	
DECC			$op1 \leftarrow op1 + 0FFh + c$	c,z,v,n	
COM			op1 ← ~op1	z,n	
COM2			op1 ← ~op1 + 1	c,z,v,n	
COMC			op1 ← ~op1 + c	c,z,v,n	



QUICK REFERENCE (Continued)

Operation	op1	op2	Function	Flag	# of word / cycle
LD	GPR :bank	GPR :bank	op1 ← op2	z,n	1W1C
LD	SPR0	#imm:8	op1 ← op2	_	
LD	GPR	GPR SPR adr:8 @idm #imm:8 TBH/TBL	op1 ← op2	z,n	
LD	SPR TBH/TBL	GPR	op1 ← op2	_	
LD	adr:8	GPR	op1 ← op2	_	
LD	@idm	GPR	op1 ← op2	—	
LDC	@IL @IL+	_	(TBH:TBL) ← PM[(ILX:ILH:ILL)], ILL++ if @IL+	-	1W2C
AND OR	SR0	#imm:8	$SR0 \leftarrow SR0 \& op2$ $SR0 \leftarrow SR0 op2$	_	1W1C
BANK	#imm:2	_	SR0[4:3] ← op2	-	
SWAP	GPR	SPR	op1 \leftarrow op2, op2 \leftarrow op1 (excluding SR0/SR1)	-	
LCALL cc	imm:20	_	If branch taken, push XSTACK, HS[15:0] \leftarrow {PC[15:12],PC[11:0] + 2} and PC \leftarrow op1 else PC[11:0] \leftarrow PC[11:0] + 2	_	2W2C
LLNK cc	imm:20	_	If branch taken, IL[19:0] \leftarrow {PC[19:12], PC[11:0] + 2} and PC \leftarrow op1 else PC[11:0] \leftarrow PC[11:0] + 2	_	
CALLS	imm:12	-	push XSTACK, HS[15:0] \leftarrow {PC[15:12], PC[11:0] + 1} and PC[11:0] \leftarrow op1	-	1W2C
LNKS	imm:12	_	IL[19:0] ← {PC[19:12], PC[11:0] + 1} and PC[11:0] ← op1	-	
JNZD	Rn	imm:8	if (Rn == 0) PC \leftarrow PC[delay slot] - 2's complement of imm:8, Rn else PC \leftarrow PC[delay slot]++, Rn	_	
LJP cc	imm:20	_	If branch taken, PC \leftarrow op1 else PC[11:0] < PC[11:0] + 2	_	2W2C
JR cc	imm:9	_	If branch taken, $PC[11:0] \leftarrow PC[11:0] + op1$ else $PC[11:0] \leftarrow PC[11:0] + 1$	-	1W2C

NOTE: op1 - operand1, op2 - operand2, 1W1C - 1-Word 1-Cycle instruction, 1W2C - 1-Word 2-Cycle instruction, 2W2C - 2-Word 2-Cycle instruction. The Rn of instruction JNZD is Bank 3's GPR.



QUICK REFERENCE (Concluded)

Operation	op1	op2	Function	Flag	# of word / cycle
LRET	_	-	PC ← IL[19:0]	_	1W2C
RET			$PC \leftarrow HS[sptr - 2]$, (sptr $\leftarrow sptr - 2$)		1W2C
IRET			$PC \leftarrow HS[sptr - 2], (sptr \leftarrow sptr - 2)$		1W2C
NOP			no operation		1W1C
BREAK			no operation and hold PC		1W1C
SYS	#imm:8	-	no operation but generates SYSCP[7:0] and nSYSID	-	1W1C
CLD	imm:8	GPR	op1 \leftarrow op2, generates SYSCP[7:0], nCLDID, and CLDWR	-	
CLD	GPR	imm:8	op1 \leftarrow op2, generates SYSCP[7:0], nCLDID, and CLDWR	z,n	
COP	#imm:12	_	generates SYSCP[11:0] and nCOPID	_	

NOTES:

1. op1 - operand1, op2 - operand2, sptr - stack pointer register, 1W1C - 1-Word 1-Cycle instruction, 1W2C - 1-Word 2-Cycle instruction

- 2. Pseudo instructions
 - SCF/RCF
 - Carry flag set or reset instruction
 - STOP/IDLE

MCU power saving instructions

- EI/DI
 - Exception enable and disable instructions
- JP/LNK/CALL

If JR/LNKS/CALLS commands (1 word instructions) can access the target address, there is no conditional code in the case of CALL/LNK, and the JP/LNK/CALL commands are assembled to JR/LNKS/CALLS in linking time, or else the JP/LNK/CALL commands are assembled to LJP/LLNK/LCALL (2 word instructions) instructions.



INSTRUCTION GROUP SUMMARY

ALU INSTRUCTIONS

"ALU instructions" refer to the operations that use ALU to generate results. ALU instructions update the values in Status Register 1 (SR1), namely carry (C), zero (Z), overflow (V), and negative (N), depending on the operation type and the result.

ALUop GPR, adr:8

Performs an ALU operation on the value in GPR and the value in DM[adr:8] and stores the result into GPR. ALUop = ADD, SUB, CP, AND, OR, XOR For SUB and CP, GPR+(not DM[adr:8])+1 is performed. adr:8 is the offset in a specific data memory page.

The data memory page is 0 or the value of IDH (Index of Data Memory Higher Byte Register), depending on the value of eid in Status Register 0 (SR0).

Operation

 $GPR \leftarrow GPR ALUop DM[00h:adr:8] \text{ if } eid = 0$ $GPR \leftarrow GPR ALUop DM[IDH:adr8] \text{ if } eid = 1$ Note that this is an 7-bit operation.

Example

ADD R0, 80h

// Assume eid = 1 and IDH = 01H // R0 ← R0 + DM[0180h]

ALUop GPR, #imm:8

Stores the result of an ALU operation on GPR and an 7-bit immediate value into GPR. ALUop = ADD, SUB, CP, AND, OR, XOR For SUB and CP, GPR+(not #imm:8)+1 is performed. #imm:8 is an 7-bit immediate value.

Operation

 $GPR \leftarrow GPR ALUop \#imm:8$

Example

ADD R0, #7Ah // $R0 \leftarrow R0 + 7Ah$



ALUop GPRd, GPRs

Store the result of ALUop on GPRs and GPRd into GPRd. ALUop = ADD, SUB, CP, AND, OR, XOR For SUB and CP, GPRd + (not GPRs) + 1 is performed. GPRs and GPRd need not be distinct.

Operation

GPRd ← GPRd ALUop GPRs GPRd - GPRs when ALUop = CP (comparison only)

Example

ADD R0, R1 // $R0 \leftarrow R0 + R1$

ALUop GPR, @idm

Performs ALUop on the value in GPR and DM[ID] and stores the result into GPR. Index register ID is IDH:IDL (IDH:IDL0 or IDH:IDL1). ALUop = ADD, SUB, CP, AND, OR, XOR

For SUB and CP, GPR+(not DM[idm])+1 is performed. idm = IDx+off:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)

Operation

 $\begin{array}{l} {\sf GPR} - {\sf DM}[{\sf idm}] \text{ when } {\sf ALUop} = {\sf CP} \mbox{ (comparison only)} \\ {\sf GPR} \leftarrow {\sf GPR} \mbox{ ALUop} \mbox{ DM}[{\sf IDx}], \mbox{ IDx} + {\sf offset:5} \mbox{ when } {\sf idm} = {\sf IDx} + {\sf offset:5} \\ {\sf GPR} \leftarrow {\sf GPR} \mbox{ ALUop} \mbox{ DM}[{\sf IDx} - {\sf offset:5}], \mbox{ IDx} \leftarrow {\sf IDx} - {\sf offset:5} \mbox{ when } {\sf idm} = [{\sf IDx} - {\sf offset:5}] \\ {\sf GPR} \leftarrow {\sf GPR} \mbox{ ALUop} \mbox{ DM}[{\sf IDx} + {\sf offset:5}] \mbox{ when } {\sf idm} = [{\sf IDx} + {\sf offset:5}] \\ {\sf GPR} \leftarrow {\sf GPR} \mbox{ ALUop} \mbox{ DM}[{\sf IDx} - {\sf offset:5}] \mbox{ when } {\sf idm} = [{\sf IDx} + {\sf offset:5}] \\ {\sf GPR} \leftarrow {\sf GPR} \mbox{ ALUop} \mbox{ DM}[{\sf IDx} - {\sf offset:5}] \mbox{ when } {\sf idm} = [{\sf IDx} - {\sf offset:5}] \\ {\sf IDx} \leftarrow {\sf GPR} \mbox{ ALUop} \mbox{ DM}[{\sf IDx} - {\sf offset:5}] \mbox{ when } {\sf idm} = [{\sf IDx} - {\sf offset:5}] \\ {\sf IDx} \leftarrow {\sf GPR} \mbox{ ALUop} \mbox{ DM}[{\sf IDx} - {\sf offset:5}] \mbox{ when } {\sf idm} = [{\sf IDx} - {\sf offset:5}] \\ {\sf IDx} \leftarrow {\sf IDx} \mbox{ offset:5}] \\ {\sf IDx} \leftarrow {\sf IDx} \mbox{ offset:5}] \mbox{ when } {\sf idm} = [{\sf IDx} - {\sf offset:5}] \\ {\sf IDx} \leftarrow {\sf IDx} \mbox{ offset:5} \mbox{ offset:5}] \\ {\sf IDx} \leftarrow {\sf IDx} \mbox{ offset:5} \mbox{ o$

When carry is generated from IDL (on a post-increment or pre-decrement), it is propagated to IDH.

Example

ADD R0, @ID0+2	// assume ID0 = 02FFh
	// R0 \leftarrow R0 + DM[02FFh], IDH \leftarrow 03h and IDL0 \leftarrow 01h
ADD R0, @[ID0-2]	// assume ID0 = 0201h
	// R0 \leftarrow R0 + DM[01FFh], IDH \leftarrow 01h and IDL0 \leftarrow FFh
ADD R0, @[ID1+2]!	// assume ID1 = 02FFh
	// R0 \leftarrow R0 + DM[0301], IDH \leftarrow 02h and IDL1 \leftarrow FFh
ADD R0, @[ID1-2]!	// assume ID1 = 0200h
	// R0 \leftarrow R0 + DM[01FEh], IDH \leftarrow 02h and IDL1 \leftarrow 00h



ALUopc GPRd, GPRs

Performs ALUop with carry on GPRd and GPRs and stores the result into GPRd. ALUopc = ADC, SBC, CPC GPRd and GPRs need not be distinct.

Operation

 $GPRd \leftarrow GPRd + GPRs + C$ when ALUopc = ADC $GPRd \leftarrow GPRd + (not GPRs) + C$ when ALUopc = SBCGPRd + (not GPRs) + C when ALUopc = CPC (comparison only)

Example

ADD R0, R2	<pre>// assume R1:R0 and R3:R2 are 16-bit signed or unsigned numbers.</pre>
ADC R1, R3	// to add two 16-bit numbers, use ADD and ADC.
SUB R0, R2	<pre>// assume R1:R0 and R3:R2 are 16-bit signed or unsigned numbers.</pre>
SBC R1, R3	// to subtract two 16-bit numbers, use SUB and SBC.
CP R0, R2 CPC R1, R3	// assume both R1:R0 and R3:R2 are 16-bit unsigned numbers.// to compare two 16-bit unsigned numbers, use CP and CPC.

ALUopc GPR, adr:8

Performs ALUop with carry on GPR and DM[adr:8].

Operation

 $GPR \leftarrow GPR + DM[adr:8] + C$ when ALUopc = ADC $GPR \leftarrow GPR + (not DM[adr:8]) + C$ when ALUopc = SBCGPR + (not DM[adr:8]) + C when ALUopc = CPC (comparison only)

CPLop GPR (Complement Operations)

CPLop = COM, COM2, COMC

Operation

COM GPR	not GPR (logical complement)
COM2 GPR	not GPR + 1 (2's complement of GPR)
COMC GPR	not GPR + C (logical complement of GPR with carry)

Example

COM2 R0	<pre>// assume R1:R0 is a 16-bit signed number.</pre>
COMC R1	$\ensuremath{/\!/}\xspace$ COM2 and COMC can be used to get the 2's complement of it.



IncDec GPR (Increment/Decrement Operations)

IncDec = INC, INCC, DEC, DECC

Operation

	INC GPR INCC GPR	Increase GPR, i.e., GPR \leftarrow GPR + 1 Increase GPR if carry = 1, i.e., GPR \leftarrow GPR + C
	DEC GPR DECC GPR	Decrease GPR, i.e., GPR \leftarrow GPR + FFh Decrease GPR if carry = 0, i.e., GPR \leftarrow GPR + FFh + C
Example		
	INC R0	// assume R1:R0 is a 16-bit number
	INCC R1	// to increase R1:R0, use INC and INCC.
	DEC R0	// assume R1:R0 is a 16-bit number
	DECC R1	// to decrease R1:R0, use DEC and DECC.



SHIFT/ROTATE INSTRUCTIONS

Shift (Rotate) instructions shift (rotate) the given operand by 1 bit. Depending on the operation performed, a number of Status Register 1 (SR1) bits, namely Carry (C), Zero (Z), Overflow (V), and Negative (N), are set.

SL GPR

Operation



Carry (C) is the MSB of GPR before shifting, Negative (N) is the MSB of GPR after shifting. Overflow (V) is not affected. Zero (Z) will be 1 if the result is 0.

SLA GPR

Operation



Carry (C) is the MSB of GPR before shifting, Negative (N) is the MSB of GPR after shifting. Overflow (V) will be 1 if the MSB of the result is different from C. Z will be 1 if the result is 0.

RL GPR

Operation



Carry (C) is the MSB of GPR before rotating. Negative (N) is the MSB of GPR after rotatin/g. Overflow (V) is not affected. Zero (Z) will be 1 if the result is 0.

RLC GPR

Operation



Carry (C) is the MSB of GPR before rotating, Negative (N) is the MSB of GPR after rotating. Overflow (V) is not affected. Zero (Z) will be 1 if the result is 0.



SR GPR

Operation



Carry (C) is the LSB of GPR before shifting, Negative (N) is the MSB of GPR after shifting. Overflow (V) is not affected. Zero (Z) will be 1 if the result is 0.

SRA GPR

Operation



Carry (C) is the LSB of GPR before shifting, Negative (N) is the MSB of GPR after shifting. Overflow (V) is not affected. Z will be 1 if the result is 0.

RR GPR

Operation



Carry (C) is the LSB of GPR before rotating. Negative (N) is the MSB of GPR after rotating. Overflow (V) is not affected. Zero (Z) will be 1 if the result is 0.

RRC GPR

Operation



Carry (C) is the LSB of GPR before rotating, Negative (N) is the MSB of GPR after rotating. Overflow (V) is not affected. Zero (Z) will be 1 if the result is 0.



LOAD INSTRUCTIONS

Load instructions transfer data from data memory to a register or from a register to data memory, or assigns an immediate value into a register. As a side effect, a load instruction placing a value into a register sets the Zero (Z) and Negative (N) bits in Status Register 1 (SR1), if the placed data is 00h and the MSB of the data is 1, respectively.

LD GPR, adr:8

Loads the value of DM[adr:8] into GPR. Adr:8 is offset in the page specified by the value of eid in Status Register 0 (SR0).

Operation

 $GPR \leftarrow DM[00h:adr:8]$ if eid = 0 $GPR \leftarrow DM[IDH:adr:8]$ if eid = 1

Note that this is an 7-bit operation.

Example

LD R0, 80h

// assume eid = 1 and IDH= 01H // $R0 \leftarrow DM[0180h]$

LD GPR, @idm

Loads a value from the data memory location specified by @idm into GPR. idm = IDx+off:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)

Operation

 $GPR \leftarrow DM[IDx], IDx \leftarrow IDx + offset:5 when idm = IDx + offset:5 GPR \leftarrow DM[IDx - offset:5], IDx \leftarrow IDx - offset:5 when idm = [IDx - offset:5] GPR \leftarrow DM[IDx + offset:5] when idm = [IDx + offset:5]! GPR \leftarrow DM[IDx - offset:5] when idm = [IDx - offset:5]!$

When carry is generated from IDL (on a post-increment or pre-decrement), it is propagated to IDH.

Example

LD R0, @[ID0 + 03h]!

]! // assume IDH:IDL0 = 0270h // R0 ← DM[0273h], IDH:IDL0 ← 0270h



LD REG, #imm:8

Loads an 7-bit immediate value into REG. REG can be either GPR or an SPR0 group register - IDH (Index of Data Memory Higher Byte Register), IDL0 (Index of Data Memory Lower Byte Register)/ IDL1, and Status Register 0 (SR0). #imm:8 is an 7-bit immediate value.

Operation

 $REG \leftarrow \#imm:8$

Example

LD R0 #7Ah	// R0 ← 7Ah
LD IDH, #03h	// IDH ← 03h

LD GPR:bs:2, GPR:bs:2

Loads a value of a register from a specified bank into another register in a specified bank.

Example

LD R0:1, R2:3 // R0 in bank 1, R2 in bank 3

LD GPR, TBH/TBL

Loads the value of TBH or TBL into GPR. TBH and TBL are 7-bit long registers used exclusively for LDC instructions that access program memory. Therefore, after an LDC instruction, LD GPR, TBH/TBL instruction will usually move the data into GPRs, to be used for other operations.

Operation

 $\mathsf{GPR} \leftarrow \mathsf{TBH} \text{ (or TBL)}$

Example

LDC @IL // gets a program memory item residing @ ILX:ILH:ILL LD R0, TBH LD R1, TBL

LD TBH/TBL, GPR

Loads the value of GPR into TBH or TBL. These instructions are used in pair in interrupt service routines to save and restore the values in TBH/TBL as needed.

// R0 \leftarrow IDH

Operation

TBH (or TBL) \leftarrow GPR

LD GPR, SPR

Loads the value of SPR into GPR.

Operation

 $\mathsf{GPR} \gets \mathsf{SPR}$

Example

LD R0, IDH

SAMSUNG ELECTRONICS

LD SPR, GPR

Loads the value of GPR into SPR.

Operation

 $\mathsf{SPR} \gets \mathsf{GPR}$

Example

LD IDH, R0 // IDH \leftarrow R0

LD adr:8, GPR

Stores the value of GPR into data memory (DM). adr:8 is offset in the page specified by the value of eid in Status Register 0 (SR0).

Operation

 $DM[00h:adr:8] \leftarrow GPR \text{ if eid} = 0$ $DM[IDH:adr:8] \leftarrow GPR \text{ if eid} = 1$

Note that this is an 7-bit operation.

Example

LD 7Ah, R0

// assume eid = 1 and IDH = 02h. // DM[027Ah] \leftarrow R0

LD @idm, GPR

Loads a value into the data memory location specified by @idm from GPR. idm = IDx+off:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)

Operation

 $\begin{array}{l} \mathsf{DM}[\mathsf{IDx}] \leftarrow \mathsf{GPR}, \mathsf{IDx} \leftarrow \mathsf{IDx} + \mathsf{offset:5} \text{ when idm} = \mathsf{IDx} + \mathsf{offset:5} \\ \mathsf{DM}[\mathsf{IDx} - \mathsf{offset:5}] \leftarrow \mathsf{GPR}, \mathsf{IDx} \leftarrow \mathsf{IDx} - \mathsf{offset:5} \text{ when idm} = [\mathsf{IDx} - \mathsf{offset:5}] \\ \mathsf{DM}[\mathsf{IDx} + \mathsf{offset:5}] \leftarrow \mathsf{GPR} \text{ when idm} = [\mathsf{IDx} + \mathsf{offset:5}]! \\ \mathsf{DM}[\mathsf{IDx} - \mathsf{offset:5}] \leftarrow \mathsf{GPR} \text{ when idm} = [\mathsf{IDx} - \mathsf{offset:5}]! \end{array}$

When carry is generated from IDL (on a post-increment or pre-decrement), it is propagated to IDH.

Example

LD @[ID0 + 03h]!, R0

// assume IDH:IDL0 = 0170h // DM[0173h] ← R0, IDH:IDL0 ← 0170h



BRANCH INSTRUCTIONS

Branch instructions can be categorized into jump instruction, link instruction, and call instruction. A jump instruction does not save the current PC, whereas a call instruction saves ("pushes") the current PC onto the stack and a link instruction saves the PC in the link register IL. Status registers are not affected. Each instruction type has a 2-word format that supports a 20-bit long jump.

JR cc:4, imm:9

imm:9 is a signed number (2's complement), an offset to be added to the current PC to compute the target (PC[19:12]:(PC[11:0] + imm:9)).

Operation

PC[11:0] ← PC[11:0] + imm:9	if branch taken (i.e., cc:4 resolves to be true)
PC[11:0] ← PC[11:0] + 1	otherwise

Example

L18411: // assume current PC = 18411h. JR Z, 107h // next PC is 18518 (18411h + 107h) if Zero (Z) bit is set.

LJP cc:4, imm:20

Jumps to the program address specified by imm:20. If program size is less than 64K word, PC[19:16] is not affected.

Operation

 $PC[15:0] \leftarrow imm[15:0]$ if branch taken and program size is less than 64K word $PC[19:0] \leftarrow imm[19:0]$ if branch taken and program size is equal to 64K word or more $PC[11:0] \leftarrow PC[11:0] + 1$ otherwise

Example

L18411:	// assume current PC = 18411h.	
LJP Z, 10107h	// next instruction's PC is 10107h If Zero (Z) bit is set

JNZD Rn, imm:8

Jumps to the program address specified by imm:8 if the value of the bank 3 register Rn is not zero. JNZD performs only backward jumps, with the value of Rn automatically decreased. There is one delay slot following the JNZD instruction that is always executed, regardless of whether JNZD is taken or not.

Operation

If (Rn == 0) PC \leftarrow PC[delay slot] (-) 2's complement of imm:8, Rn \leftarrow Rn - 1 else PC \leftarrow PC[delay slot] + 1, Rn \leftarrow Rn - 1.



S3CK215/FK215

Example

```
LOOP_A: // start of loop body

.

.

JNZD R0, LOOP_A // jump back to LOOP_A if R0 is not zero

ADD R1, #2 // delay slot, always executed (you must use one cycle instruction only)
```

CALLS imm:12

Saves the current PC on the stack ("pushes" PC) and jumps to the program address specified by imm:12. The current page number PC[19:12] is not changed. Since this is a 1-word instruction, the return address pushed onto the stack is (PC + 1). If nP64KW is low when PC is saved, PC[19:16] is not saved in the stack.

Operation

$$\begin{split} & HS[sptr][15:0] \leftarrow \text{current PC} + 1 \text{ and } sptr \leftarrow \text{sptr} + 2 \text{ (push stack)} & \text{if } nP64KW = 0 \\ & HS[sptr][19:0] \leftarrow \text{current PC} + 1 \text{ and } sptr \leftarrow \text{sptr} + 2 \text{ (push stack)} & \text{if } nP64KW = 1 \\ & PC[11:0] \leftarrow \text{imm:} 12 \end{split}$$

Example

L18411:	// assume current PC = 18411h.
CALLS 107h	// call the subroutine at 18107h, with the current PC pushed
	// onto the stack (HS \leftarrow 18412h) if nP64KW = 1.

LCALL cc:4, imm:20

Saves the current PC onto the stack (pushes PC) and jumps to the program address specified by imm:20. Since this is a 2-word instruction, the return address saved in the stack is (PC + 2). If nP64KW, a core input signal is low when PC is saved, 0000111111PC[19:16] is not saved in the stack and PC[19:16] is not set to imm[19:16].

Operation

$$\begin{split} &HS[sptr][15:0] \leftarrow \text{current PC} + 2 \text{ and sptr} + 2 \text{ (push stack)} & \text{if branch taken and nP64KW} = 0 \\ &HS[sptr][19:0] \leftarrow \text{current PC} + 2 \text{ and sptr} + 2 \text{ (push stack)} & \text{if branch taken and nP64KW} = 1 \\ &PC[15:0] \leftarrow \text{imm}[15:0] & \text{if branch taken and nP64KW} = 0 \\ &PC[19:0] \leftarrow \text{imm}[19:0] & \text{if branch taken and nP64KW} = 1 \\ &PC[11:0] \leftarrow PC[11:0] + 2 & \text{otherwise} \end{split}$$

Example

L18411:

LCALL NZ, 10107h

// assume current PC = 18411h. // call the subroutine at 10107h with the current PC pushed // onto the stack (HS \leftarrow 18413h)



LNKS imm:12

Saves the current PC in IL and jumps to the program address specified by imm:12. The current page number PC[19:12] is not changed. Since this is a 1-word instruction, the return address saved in IL is (PC + 1). If the program size is less than 64K word when PC is saved, PC[19:16] is not saved in ILX.

Operation

IL[15:0] \leftarrow current PC + 1	if program size is less than 64K word
$IL[19:0] \leftarrow current PC + 1$ PC[11:0] $\leftarrow imm:12$	if program size is equal to 64K word or more
[]	

Example

L18411:	// assume current PC = 18411h.
LNKS 107h	// call the subroutine at 18107h, with the current PC saved
	// in IL (IL[19:0] \leftarrow 18412h) if program size is 64K word or more.

LLNK cc:4, imm:20

Saves the current PC in IL and jumps to the program address specified by imm:20. Since this is a 2-word instruction, the return address saved in IL is (PC + 2). If the program size is less than 64K word when PC is saved, PC[19:16] is not saved in ILX.

Operation

Example

L18411:	// assume current PC = 18411h.
LLNK NZ, 10107h	// call the subroutine at 10107h with the current PC saved
	// in IL (IL[19:0] \leftarrow 18413h) if program size is 64K word or more

RET, IRET

Returns from the current subroutine. IRET sets ie (SR0[1]) in addition. If the program size is less than 64K word, PC[19:16] is not loaded from HS[19:16].

Operation

 $PC[15:0] \leftarrow HS[sptr - 2]$ and $sptr \leftarrow sptr - 2$ (pop stack) if program size is less than 64K word $PC[19:0] \leftarrow HS[sptr - 2]$ and $sptr \leftarrow sptr - 2$ (pop stack) if program size is 64K word or more

Example

RET	<pre>// assume sptr = 3h and HS[1] = 18407h.</pre>
	// the next PC will be 18407h and sptr is set to 1h



LRET

Returns from the current subroutine, using the link register IL. If the program size is less than 64K word, PC[19:16] is not loaded from ILX.

Operation

	PC[15:0] ← IL[15:0] PC[19:0] ← IL[19:0]	if program size is less than 64K word if program size is 64K word or more
Example		
	LRET	// assume IL = 18407h. // the next instruction to execute is at PC = 18407h // if program size is 64K word or more

JP/LNK/CALL

JP/LNK/CALL instructions are pseudo instructions. If JR/LNKS/CALLS commands (1 word instructions) can access the target address, there is no conditional code in the case of CALL/LNK and the JP/LNK/CALL commands are assembled to JR/LNKS/CALLS in linking time or else the JP/LNK/CALL commands are assembled to LJP/LLNK/LCALL (2 word instructions) instructions.



BIT MANIPULATION INSTRUCTIONS

BITop adr:8.bs

Performs a bit operation specified by op on the value in the data memory pointed by adr:8 and stores the result into R3 of current GPR bank or back into memory depending on the value of TF bit.

BITop = BITS, BITR, BITC, BITT BITS: bit set BITR: bit reset BITC: bit complement BITT: bit test (R3 is not touched in this case) bs: bit location specifier, 0 - 7.

Operation

 $\begin{array}{l} \mathsf{R3} \leftarrow \mathsf{DM}[\mathsf{00h}:\mathsf{adr}:\mathsf{8}] \; \mathsf{BITop} \; \mathsf{bs} \; \mathsf{if} \; \mathsf{eid} = \mathsf{0} \\ \mathsf{R3} \leftarrow \mathsf{DM}[\mathsf{IDH}:\mathsf{adr}:\mathsf{8}] \; \mathsf{BITop} \; \mathsf{bs} \; \mathsf{if} \; \mathsf{eid} = \mathsf{1} \; (\mathsf{no} \; \mathsf{register} \; \mathsf{transfer} \; \mathsf{for} \; \mathsf{BITT}) \\ \mathsf{Set} \; \mathsf{the} \; \mathsf{Zero} \; (\mathsf{Z}) \; \mathsf{bit} \; \mathsf{if} \; \mathsf{the} \; \mathsf{result} \; \mathsf{is} \; \mathsf{0}. \end{array}$

Example

BITS 25h.3	// assume eid = 0. set bit 3 of DM[00h:25h] and store the result in R3.
BITT 25h.3	// check bit 3 of DM[00h:25h] if eid = 0.

BMC/BMS

Clears or sets the TF bit, which is used to determine the destination of BITop instructions. When TF bit is clear, the result of BITop instructions will be stored into R3 (fixed); if the TF bit is set, the result will be written back to memory.

Operation

$TF \leftarrow 0$	(BMC)
$TF \leftarrow 1$	(BMS)

TM GPR, #imm:8

Performs AND operation on GPR and imm:8 and sets the Zero (Z) and Negative (N) bits. No change in GPR.

Operation

Z, N flag ← GPR & #imm:8

BITop GPR.bs

Performs a bit operation on GPR and stores the result in GPR. Since the equivalent functionality can be achieved using OR GPR, #imm:8, AND GPR, #imm:8, and XOR GPR, #imm:8, this instruction type doesn't have separate op codes.



AND SR0, #imm:8/OR SR0, #imm:8

Sets/resets bits in SR0 and stores the result back into SR0.

Operation

 $\begin{array}{l} \mathsf{SR0} \leftarrow \mathsf{SR0} \ \& \ \texttt{\#imm:8} \\ \mathsf{SR0} \leftarrow \mathsf{SR0} \ | \ \texttt{\#imm:8} \end{array}$

BANK #imm:2

Loads SR0[4:3] with #imm[1:0].

Operation

 $SR0[4:3] \leftarrow \#imm[1:0]$

MISCELLANEOUS INSTRUCTION

SWAP GPR, SPR

Swaps the values in GPR and SPR. SR0 and SR1 can NOT be used for this instruction. No flag is updated, even though the destination is GPR.

Operation

 $\begin{array}{l} \mathsf{temp} \leftarrow \mathsf{SPR} \\ \mathsf{SPR} \leftarrow \mathsf{GPR} \\ \mathsf{GPR} \leftarrow \mathsf{temp} \end{array}$

Example

SWAP R0, IDH

// assume IDH = 00h and R0 = 08h. // after this, IDH = 08h and R0 = 00h.

PUSH REG

Saves REG in the stack (Pushes REG into stack). REG = GPR, SPR

Operation

 $HS[sptr][7:0] \leftarrow REG \text{ and } sptr \leftarrow sptr + 1$

Example

PUSH R0

// assume R0 = 08h and sptr = 2h // then HS[2][7:0] \leftarrow 08h and sptr \leftarrow 3h



POP REG

Pops stack into REG. REG = GPR, SPR

Operation

 $REG \leftarrow HS[sptr-1][7:0]$ and $sptr \leftarrow sptr - 1$

Example

POP R0

// assume sptr = 3h and HS[2] = 18407h // R0 \leftarrow 07h and sptr \leftarrow 2h

POP

Pops 2 bytes from the stack and discards the popped data.

NOP

Does no work but increase PC by 1.

BREAK

Does nothing and does NOT increment PC. This instruction is for the debugger only. When this instruction is executed, the processor is locked since PC is not incremented. Therefore, this instruction should not be used under any mode other than the debug mode.

SYS #imm:8

Does nothing but increase PC by 1 and generates SYSCP[7:0] and nSYSID signals.

CLD GPR, imm:8

 $GPR \leftarrow (imm:8)$ and generates SYSCP[7:0], nCLDID, and nCLDWR signals.

CLD imm:8, GPR

(imm:8) \leftarrow GPR and generates SYSCP[7:0], nCLDID, and nCLDWR signals.

COP #imm:12

Generates SYSCP[11:0] and nCOPID signals.


LDC

Loads program memory item into register.

Operation

TBH and TBL are temporary registers to hold the transferred program memory items. These can be accessed only by LD GPR and TBL/TBH instruction.

Example

// assume R1:R2:R3 has the program address to access
// get the program data @(ILX:ILH:ILL) into TBH:TBL



PSEUDO INSTRUCTIONS

EI/DI

Exceptions enable and disable instruction.

Operation

Exceptions are enabled or disabled through this instruction. If there is an EI instruction, the SR0.1 is set and reset, when DI instruction.

Example

DI • • EI

SCF/RCF

Carry flag set and reset instruction.

Operation

CP R0,R0	(SCF)
AND R0,R0	(RCF)

Carry flag is set or reset through this instruction. If there is an SCF instruction, the SR1.0 is set and reset, when RCF instruction.

Example

SCF RCF

STOP/IDLE

MCU power saving instruction.

Operation

SYS #0Ah	(STOP)
SYS #05h	(IDLE)

The STOP instruction stops the both CPU clock and system clock and causes the microcontroller to enter STOP mode. The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue.

Example



ADC — Add with Carry

Format:	ADC <op <op1>: Gl <op2>: ac</op2></op1></op 	1>, <op2> PR Ir:8, GPR</op2>	
Operation:	$< op1 > \leftarrow$ ADC adds	<op1> + <op2> + C the values of <op1> and <</op1></op2></op1>	cop2> and carry (C) and stores the result back into <op1></op1>
Flags:	 C: set if carry is generated. Reset if not. Z: set if result is zero. Reset if not. V: set if overflow is generated. Reset if not. N: exclusive OR of V and MSB of result. 		
Example:	ADC	R0, 80h	// If eid = 0, R0 ← R0 + DM[0080h] + C // If eid = 1, R0 ← R0 + DM[IDH:80h] + C
	ADC	R0, R1	// R0 ← R0 + R1 + C
	ADD ADC	R0, R2 R1, R3	

In the last two instructions, assuming that register pair R1:R0 and R3:R2 are 16-bit signed or unsigned numbers. Even if the result of "ADD R0, R2" is not zero, Z flag can be set to '1' if the result of "ADC R1,R3" is zero. Note that zero (Z) flag do not exactly reflect result of 16-bit operation. Therefore when programming 16-bit addition, take care of the change of Z flag.



ADD-Add

Format:	ADD <op< th=""><th>1>, <op2></op2></th><th></th></op<>	1>, <op2></op2>	
	<op1>: G <op2>: a</op2></op1>	PR dr:8, #imm:8, GPR, @idm	
Operation:	<op1> ←</op1>	<op1> + <op2></op2></op1>	
	ADD add	s the values of <op1> and •</op1>	<op2> and stores the result back into <op1>.</op1></op2>
Flags:	C: set if Z: set if V: set if N: exclu	carry is generated. Reset i result is zero. Reset if not. overflow is generated. Res sive OR of V and MSB of r	f not. et if not. esult.
Example:	Given: ID	H:IDL0 = 80FFh, eid = 1	
	ADD	R0, 80h	// R0 ← R0 + DM[8080h]
	ADD	R0, #12h	// R0 ← R0 + 12h
	ADD	R1, R2	// R1 ← R1 + R2
	ADD ADD ADD ADD	R0, @ID0 + 2 R0, @[ID0 - 3] R0, @[ID0 + 2]! R0, @[ID0 - 2]!	$\label{eq:result} \begin{array}{l} /\!/ \ R0 \leftarrow R0 + DM[80FFh], \ IDH \leftarrow 81h, \ IDL0 \leftarrow 01h \\ /\!/ \ R0 \leftarrow R0 + DM[80FCh], \ IDH \leftarrow 80h, \ IDL0 \leftarrow FCh \\ /\!/ \ R0 \leftarrow R0 + DM[8101h], \ IDH \leftarrow 80h, \ IDL0 \leftarrow FFh \\ /\!/ \ R0 \leftarrow R0 + DM[80FDh], \ IDH \leftarrow 80h, \ IDL0 \leftarrow FFh \end{array}$

In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode. idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)



AND — Bit-wise AND

Format: AND <op1>, <op2>

<op1>: GPR <op2>: adr:8, #imm:8, GPR, @idm

Operation: $<op1> \leftarrow <op1> \& <op2>$

AND performs bit-wise AND on the values in <op1> and <op2> and stores the result in <op1>.

Flags:Z: set if result is zero. Reset if not.N: set if the MSB of result is 1. Reset if not.

Example: Given: IDH:IDL0 = 01FFh, eid = 1

AND	R0, 7Ah	// R0 ← R0 & DM[017Ah]
AND	R1, #40h	// R1 ← R1 & 40h
AND	R0, R1	// R0 ← R0 & R1
AND AND AND AND	R1, @ID0 + 3 R1, @[ID0 – 5] R1, @[ID0 + 7]! R1, @[ID0 – 2]!	// R1 \leftarrow R1 & DM[01FFh], IDH:IDL0 \leftarrow 0202h // R1 \leftarrow R1 & DM[01FAh], IDH:IDL0 \leftarrow 01FAh // R1 \leftarrow R1 & DM[0206h], IDH:IDL0 \leftarrow 01FFh // R1 \leftarrow R1 & DM[01FDh], IDH:IDL0 \leftarrow 01FFh

In the first instruction, if eid bit in SR0 is zero, register R0 has garbage value because data memory DM[0051h-007Fh] are not mapped in S3CB519/S3FB519. In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode.

idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)



AND SR0 — Bit-wise AND with SR0

Format: AND SR0, #imm:8

Operation: SR0 ← SR0 & imm:8

AND SR0 performs the bit-wise AND operation on the value of SR0 and imm:8 and stores the result in SR0.

Flags:

Example: Given: SR0 = 11000010b

nIE nIE0 nIE1	EQU EQU EQU	~02h ~40h ~80h
	AND	SR0, #nIE nIE0 nIE1
	AND	SR0, #11111101b

In the first example, the statement "AND SR0, #nIE|nIE0|nIE1" clear all of bits of the global interrupt, interrupt 0 and interrupt 1. On the contrary, cleared bits can be set to '1' by instruction "OR SR0, #imm:8". Refer to instruction OR SR0 for more detailed explanation about enabling bit.

In the second example, the statement "AND SR0, #11111101b" is equal to instruction DI, which is disabling interrupt globally.



BANK — GPR Bank selection

Format: BANK #imm:2

Operation: SR0[4:3] \leftarrow imm:2

_

Flags:

NOTE: For explanation of the CalmRISC banked register file and its usage, please refer to chapter 3.

Example:

BANK	#1	// Select register bank 1
LD	R0, #11h	// Bank1's R0 ← 11h
BANK	#2	// Select register bank 2
LD	R1, #22h	// Bank2's R1 \leftarrow 22h



BITC-Bit Complement

Format:	BITC adr:8.bs			
	bs: 3-digit	bit specifier		
Operation:	$R3 \leftarrow ((ac$	dr:8) ^ (2**bs))	if (TF ==	= 0)
	$(adr:8) \leftarrow$	((adr:8) ^ (2**bs))	if (TF =	== 1)
	BITC com back into	plements the spec memory, dependin	ified bit o g on the	of a value read from memory and stores the result in R3 or value of TF. TF is set or clear by BMS/BMC instruction.
Flags:	Z: set if result is zero. Reset if not.			
NOTE:	Since the destination register R3 is fixed, it is not specified explicitly.			
Example:	Given: IDH = 01, DM[0180h] = FFh, eid = 1			
	BMC BITC	80h.0		// TF ← 0 // R3 ← FEh, DM[0180h] = FFh
	BMS BITC	80h.1		// TF ← 1 // DM[0180h] ← FDh



BITR — Bit Reset

Format:	BITR adr:8.bs		
	bs: 3-digit bit specifier		
Operation:	$R3 \leftarrow ((adr:8) \& ((11111111)_2 - (2^{**k})))$	s))) if (TF == 0)	
	$(adr:8) \leftarrow ((adr:8) \& ((11111111)_2 - (2)))$	2**bs))) if (TF == 1)	
	BITR resets the specified bit of a val into memory, depending on the valu	ue read from memory and stores the result in R3 or back e of TF. TF is set or clear by BMS/BMC instruction.	
Flags:	Z: set if result is zero. Reset if not.		
NOTE:	Since the destination register R3 is fixed, it is not specified explicitly.		
Example:	Given: IDH = 01, DM[0180h] = FFh, eid = 1		
	BMC BITR 80h.1	// TF ← 0 // R3 ← FDh, DM[0180h] = FFh	
	BMS BITR 80h.2	// TF ← 1 // DM[0180h] ← FBh	



BITS - Bit Set

Format: BITS adr:8.bs bs: 3-digit bit specifier. **Operation:** $R3 \leftarrow ((adr:8) \mid (2^{**}bs))$ if (TF == 0) $(adr:8) \leftarrow ((adr:8) \mid (2^{**}bs))$ if (TF == 1)BITS sets the specified bit of a value read from memory and stores the result in R3 or back into memory, depending on the value of TF. TF is set or clear by BMS/BMC instruction. Flags: Z: set if result is zero. Reset if not. NOTE: Since the destination register R3 is fixed, it is not specified explicitly. Example: Given: IDH = 01, DM[0180h] = F0h, eid = 1 BMC // TF $\leftarrow 0$ BITS 80h.1 // R3 \leftarrow 0F2h, DM[0180h] = F0h BMS // TF \leftarrow 1 BITS 80h.2 // DM[0180h] ← F4h



BITT — Bit Test

Format:	BITT adr:8	3.bs	
	bs: 3-digit	bit specifier.	
Operation:	$Z \gets \sim((ad$	lr:8) & (2**bs))	
	BITT tests	s the specified bit of a value	e read from memory.
Flags:	Z: set if result is zero. Reset if not.		
Example:	Given: DM[0080h] = F7h, eid = 0		
%1	BITT JR • BITS NOP •	80h.3 Z, %1 80h.3	// Z flag is set to '1' // Jump to label %1 because condition is true.



BMC/BMS - TF bit clear/set

Format: BMS/BMC

_

Operation: BMC/BMS clears (sets) the TF bit.

 $\mathsf{TF} \gets \mathsf{0} \ \text{ if } \mathsf{BMC}$

 $\mathsf{TF} \gets \mathsf{1} \ \text{ if BMS}$

TF is a single bit flag which determines the destination of bit operations, such as BITC, BITR, and BITS.

Flags:

NOTE: BMC/BMS are the only instructions that modify the content of the TF bit.

Example:

BMS BITS	81h.1	// TF ← 1
BMC BITR LD	81h.2 R0, R3	// TF \leftarrow 0



$\label{eq:call} \textbf{CALL} - \textbf{Conditional Subroutine Call (Pseudo Instruction)}$

Format:	CALL co CALL in	c:4, imm:20 nm:12	
Operation:	If CALLS can access the target address and there is no conditional code (cc:4), CALL command is assembled to CALLS (1-word instruction) in linking time, else the CALL is assembled to LCALL (2-wor instruction).		
Example:	CALL •	C, Wait	// HS[sptr][15:0] \leftarrow current PC + 2, sptr \leftarrow sptr + 2 // 2-word instruction
	CALL •	0088h	// HS[sptr][15:0] \leftarrow current PC + 1, sptr \leftarrow sptr + 2 // 1-word instruction
Wait:	NOP NOP NOP NOP NOP RET		// Address at 0088h



CALLS — Call Subroutine

Format:	CALLS imm:12		
Operation:	HS[sptr][15:0] \leftarrow current PC + 1, sptr \leftarrow sptr + 2 if the program size is less than 64K word.		
	$HS[sptr][19:0] \leftarrow current PC + 1$, $sptr \leftarrow sptr + 2$ if the program size is equal to or over 64K word.		
	$PC[11:0] \leftarrow imm:12$ CALLS unconditionally calls a subroutine residing at the address specified by imm:12.		
Flags:	_		
Example: Wa	CALLS Wait • • • • • • • • • • • • • • • • • • •		

Because this is a 1-word instruction, the saved returning address on stack is (PC + 1).



${f CLD}-{f Load}$ into Coprocessor

Format:	CLD imm:8, <op></op>
Format:	CLD imm:8, <op></op>

<op>: GPR

Operation: (imm:8) \leftarrow <op>

_

CLD loads the value of <op> into (imm:8), where imm:8 is used to access the external coprocessor's address space.

Flags:

Example:

AH AL BH BL	EQU EQU EQU EQU	00h 01h 02h 03h	
	•		
	•		
	CLD	AH, R0	// A[15:8] ← R0
	CLD	AL, R1	// A[7:0] ← R1
	CLD	BH, R2	// B[15:8] \leftarrow R2
	ULD	BL, KJ	// B[7:0] ← R3

The registers A[15:0] and B[15:0] are Arithmetic Unit (AU) registers of MAC816. Above instructions generate SYSCP[7:0], nCLDID and CLDWR signals to access MAC816.



$\mathsf{CLD}-\mathsf{Load}$ from Coprocessor

Format: CLD <op>, imm:8

<op>: GPR

Operation: $\langle op \rangle \leftarrow (imm:8)$

CLD loads a value from the coprocessor, whose address is specified by imm:8.

Flags: **Z:** set if the loaded value in <op1> is zero. Reset if not. **N:** set if the MSB of the loaded value in <op1> is 1. Reset if not.

Example:

AH	EQU	00h	
AL	EQU	01h	
BH	EQU	02h	
BL	EQU	03h	
	•		
	•		
	•		
	CLD	R0, AH	// R0 ← A[15:8]
	CLD	R1, AL	// R1 ← A[7:0]
	CLD	R2, BH	// R2 ← B[15:8]
	CLD	R3, BL	// R3 ← B[7:0]

The registers A[15:0] and B[15:0] are Arithmetic Unit (AU) registers of MAC816. Above instructions generate SYSCP[7:0], nCLDID and CLDWR signals to access MAC816.



$\mathbf{COM} - 1$'s or Bit-wise Complement

Format:	COM <op></op>			
	<op>: GPR</op>			
Operation:	<op> ~ ~<op></op></op>			
	COM takes the bit-wise complement operation on <op> and stores the result in <op>.</op></op>			
Flags:	Z: set if result is zero. Reset if not.N: set if the MSB of result is 1. Reset	et if not.		
Example:	Given: R1 = 5Ah			
	COM R1	// R1 \leftarrow A5h, N flag is set to '1'		



Operation:

COM2 — 2's Complement

Format: COM2 <op>

<op>: GPR

COM2 computes the 2's complement of <op> and stores the result in <op>.

Flags:C: set if carry is generated. Reset if not.Z: set if result is zero. Reset if not.

 $\langle op \rangle \leftarrow \langle op \rangle + 1$

- V: set if overflow is generated. Reset if not.
 - **N:** set if result is negative.
- **Example:** Given: R0 = 00h, R1 = 5Ah

COM2	R0	// R0 \leftarrow 00h, Z and C flags are set to '1'
COM2	R1	// R1 \leftarrow A6h, N flag is set to '1'.



Flags:

COMC — Bit-wise Complement with Carry

Format:	COMC <op></op>
---------	----------------

<op>: GPR

Operation: $\langle op \rangle \leftarrow \langle op \rangle + C$

COMC takes the bit-wise complement of <op>, adds carry and stores the result in <op>.

- **C:** set if carry is generated. Reset if not.
 - **Z:** set if result is zero. Reset if not.
 - V: set if overflow is generated. Reset if not.
 - N: set if result is negative. Reset if not.
- **Example:** If register pair R1:R0 is a 16-bit number, then the 2's complement of R1:R0 can be obtained by COM2 and COMC as following.

COM2 R0 COMC R1

Note that Z flag do not exactly reflect result of 16-bit operation. For example, if 16-bit register pair R1: R0 has value of FF01h, then 2's complement of R1: R0 is made of 00FFh by COM2 and COMC. At this time, by instruction COMC, zero (Z) flag is set to '1' as if the result of 2's complement for 16-bit number is zero. Therefore when programming 16-bit comparison, take care of the change of Z flag.



COP-Coprocessor

Format: COP #imm:12

Operation: COP passes imm:12 to the coprocessor by generating SYSCP[11:0] and nCOPID signals.

Flags:

Example:

COP #0D01h COP #0234h // generate 1 word instruction code(FD01h)
// generate 1 word instruction code(F234h)

The above two instructions are equal to statement "ELD A, #1234h" for MAC816 operation. The microcode of MAC instruction "ELD A, #1234h" is "FD01F234", 2-word instruction. In this, code 'F' indicates 'COP' instruction.



${\bf CP-}{\bf Compare}$

Format: CP <op1>, <op2> <op1>: GPR <op2>: adr:8, #imm:8, GPR, @idm **Operation:** <op1> + ~<op2> + 1 CP compares the values of <op1> and <op2> by subtracting <op2> from <op1>. Contents of <op1> and <op2> are not changed. C: set if carry is generated. Reset if not. Flags: Z: set if result is zero (i.e., <op1> and <op2> are same). Reset if not. V: set if overflow is generated. Reset if not. N: set if result is negative. Reset if not. Example: Given: R0 = 73h, R1 = A5h, IDH:IDL0 = 0123h, DM[0123h] = A5, eid = 1 CP // C flag is set to '1' R0, 80h CP R0, #73h // Z and C flags are set to '1' CP // V flag is set to '1' R0, R1 CP R1, @ID0 // Z and C flags are set to '1' R1, @[ID0 – 5] CP CP R2, @[ID0 + 7]! R2, @[ID0 - 2]! CP

In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode.

idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)



CPC — Compare with Carry

Format: CPC <op1>, <op2>

<op1>: GPR <op2>: adr:8, GPR

Operation: $\langle op1 \rangle \leftarrow \langle op1 \rangle + \langle op2 \rangle + C$

CPC compares <op1> and <op2> by subtracting <op2> from <op1>. Unlike CP, however, CPC adds (C - 1) to the result. Contents of <op1> and <op2> are not changed.

Flags: C: set if carry is generated. Reset if not.

- Z: set if result is zero. Reset if not.
- V: set if overflow is generated. Reset if not.
- N: set if result is negative. Reset if not.
- **Example:** If register pair R1:R0 and R3:R2 are 16-bit signed or unsigned numbers, then use CP and CPC to compare two 16-bit numbers as follows.
 - CP R0, R1 CPC R2, R3

Because CPC considers C when comparing <op1> and <op2>, CP and CPC can be used in pair to compare 16-bit operands. But note that zero (Z) flag do not exactly reflect result of 16-bit operation. Therefore when programming 16-bit comparison, take care of the change of Z flag.



DEC-Decrement

Format: DEC <op> <op>: GPR **Operation:** $\langle op \rangle \leftarrow \langle op \rangle + 0FFh$ DEC decrease the value in <op> by adding 0FFh to <op>. C: set if carry is generated. Reset if not. Flags: Z: set if result is zero. Reset if not. V: set if overflow is generated. Reset if not. **N:** set if result is negative. Reset if not. Given: R0 = 80h, R1 = 00h Example: DEC R0 // R0 \leftarrow 7Fh, C, V and N flags are set to '1' DEC R1 // R1 \leftarrow FFh, N flags is set to '1'



DECC — Decrement with Carry

Format: DECC <op>

<op>: GPR

Operation: $\langle op \rangle \leftarrow \langle op \rangle + 0FFh + C$

DECC decrease the value in <op> when carry is not set. When there is a carry, there is no change in the value of <op>.

- Flags: C
- **C:** set if carry is generated. Reset if not.
 - **Z:** set if result is zero. Reset if not.
 - $\ensuremath{\textbf{V}}\xspace:$ set if overflow is generated. Reset if not.
 - N: set if result is negative. Reset if not.
- **Example:** If register pair R1:R0 is 16-bit signed or unsigned number, then use DEC and DECC to decrement 16-bit number as follows.

DEC R0 DECC R1

Note that zero (Z) flag do not exactly reflect result of 16-bit operation. Therefore when programming 16-bit decrement, take care of the change of Z flag.



DI — Disable Interrupt (Pseudo Instruction)

Format:	DI	
Operation:	Disables interrupt globally. It is same as "AND SR0, #0FDh" . DI instruction sets bit1 (ie: global interrupt enable) of SR0 register to "0"	
Flags:	-	
Example:	nple: Given: SR0 = 03h	
	DI	// SR0 \leftarrow SR0 & 11111101b
	DI instruction clears SR0[1] to '0', disabling interrupt processing.	



EI — Enable Interrupt (Pseudo Instruction)

Format:	EI	
Operation:	Enables interrupt globally. It is same as "OR SR0, #02h" . EI instruction sets the bit1 (ie: global interrupt enable) of SR0 register to "1"	
Flags:	-	
Example:	Given: SR0 = 01h	
	EI	// SR0 \leftarrow SR0 00000010b
	The statement "EI" sets the SR0[1] to '1', enabling all interrupts.	



IDLE — Idle Operation (Pseudo Instruction)

Format:	IDLE
Operation:	The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt or reset operation. The IDLE instruction is a pseudo instruction. It is assembled as "SYS #05H", and this generates the SYSCP[7-0] signals. Then these signals are decoded and the decoded signals execute the idle operation.
Flags:	-
NOTE:	The next instruction of IDLE instruction is executed, so please use the NOP instruction after the IDLE instruction.
Example:	IDLE NOP NOP NOP • •

The IDLE instruction stops the CPU clock but not the system clock.



INC — Increment

Format: INC <op> <op>: GPR **Operation:** $\langle op \rangle \leftarrow \langle op \rangle + 1$ INC increase the value in <op>. Flags: C: set if carry is generated. Reset if not. Z: set if result is zero. Reset if not. V: set if overflow is generated. Reset if not. N: set if result is negative. Reset if not. Given: R0 = 7Fh, R1 = FFh Example: INC R0 // R0 \leftarrow 80h, V flag is set to '1' INC // R1 \leftarrow 00h, Z and C flags are set to '1' R1



Flags:

INCC — Increment with Carry

Format: INCC <op>

<op>: GPR

Operation: $\langle op \rangle \leftarrow \langle op \rangle + C$

INCC increase the value of <op> only if there is carry. When there is no carry, the value of <op> is not changed.

- C: set if carry is generated. Reset if not.
 - **Z:** set if result is zero. Reset if not.
 - V: set if overflow is generated. Reset if not.
 - N: exclusive OR of V and MSB of result.
- **Example:** If register pair R1:R0 is 16-bit signed or unsigned number, then use INC and INCC to increment 16-bit number as following.

INC R0 INCC R1

Assume R1:R0 is 0010h, statement "INC R0" increase R0 by one without carry and statement "INCC R1" set zero (Z) flag to '1' as if the result of 16-bit increment is zero. Note that zero (Z) flag do not exactly reflect result of 16-bit operation. Therefore when programming 16-bit increment, take care of the change of Z flag.



IRET — Return from Interrupt Handling

Format: IRET **Operation:** $PC \leftarrow HS[sptr - 2]$, $sptr \leftarrow sptr - 2$ IRET pops the return address (after interrupt handling) from the hardware stack and assigns it to PC. The ie (i.e., SR0[1]) bit is set to allow further interrupt generation. Flags: _ The program size (indicated by the nP64KW signal) determines which portion of PC is updated. NOTE: When the program size is less than 64K word, only the lower 16 bits of PC are updated (i.e., $PC[15:0] \leftarrow HS[sptr - 2]$). When the program size is 64K word or more, the action taken is $PC[19:0] \leftarrow HS[sptr - 2]$.

Example:

SF_EXCEP:	NOP	<pre>// Stack full exception service routine</pre>
	•	
	•	
	• IRET	



$\boldsymbol{JNZD}-\boldsymbol{Jump}$ Not Zero with Delay slot

Format:	JNZD <op>, imm:8</op>			
	<op>: GP</op>	(bank 3's GPR only)		
	imm:8 is a			
Operation:	$PC \leftarrow PC[delay slot] - 2's complement of imm:8$			
	<op> ← <</op>	cop> - 1		
	JNZD performs a backward PC-relative jump if <op> evaluates to be non-zero. Furthern JNZD decrease the value of <op>. The instruction immediately following JNZD (i.e., in d is always executed, and this instruction must be 1 cycle instruction.</op></op>			
Flags:	-			
NOTE:	Typically, the delay slot will be filled with an instruction from the loop body. It is noted, however, that the chosen instruction should be "dead" outside the loop for it executes even when the loop is exited (i.e., JNZD is not taken).			
Example:	Given: IDH = 03h, eid = 1			
%1	BANK LD LD JNZD LD •	#3 R0, #0FFh R1, #0 IDL0, R0 R0, %B1 @ID0, R1	// R0 is used to loop counter // If R0 of bank3 is not zero, jump to %1. // Clear register pointed by ID0	
	This example can be used for RAM clear routine. The last instruction is executed even if the loor			

This example can be used for RAM clear routine. The last instruction is executed even if the loop is exited.



JP — Conditional Jump (Pseudo Instruction)

Format:	JP cc:4 JP cc:4	4 imm:20 4 imm:9				
Operation:	If JR ca linking There	If JR can access the target address, JP command is assembled to JR (1 word instruction) in linking time, else the JP is assembled to LJP (2 word instruction) instruction. There are 16 different conditions that can be used, as described in table 7-6.				
Example: %1	LD • • JP	R0, #10h Z, %B1	// Assume address of label %1 is 020Dh // Address at 0264h			
%2	JP • • LD	C, %F2 R1, #20h	// Address at 0265h // Assume address of label %2 is 089Ch			
	• • In the a	above example, the st	atement "JP Z, %B1" is assembled to JR instruction. Assuming that			

current PC is 0264h and condition is true, next PC is made by PC[11:0] \leftarrow PC[11:0] + offset, offset value is "64h + A9h" without carry. 'A9' means 2's complement of offset value to jump backward. Therefore next PC is 020Dh. On the other hand, statement "JP C, %F2" is assembled to LJP instruction because offset address exceeds the range of imm:9.



${\bm J}{\bm R}-{\tt Conditional\ Jump\ Relative}$

Format:	JR cc:4 imm:9				
	cc:4: 4-bit	condition code			
Operation:	$PC[11:0] \leftarrow PC[11:0]$ + imm:9 if condition is true. imm:9 is a signed number, which is sign- extended to 12 bits when added to PC. There are 16 different conditions that can be used, as described in table 7-6.				
Flags:	_				
NOTE:	Unlike LJP, the target address of JR is PC-relative. In the case of JR, imm:9 is added to PC to compute the actual jump address, while LJP directly jumps to imm:20, the target.				
Example: %1	JR • LD •	Z, %1 R0, R1	// Assume current PC = 1000h // Address at 10A5h		

After the first instruction is executed, next PC has become 10A5h if Z flag bit is set to '1'. The range of the relative address is from +255 to –256 because imm:9 is signed number.



LCALL — Conditional Subroutine Call

Format: LCALL cc:4, imm:20

_

Operation: HS[sptr][15:0] \leftarrow current PC + 2, sptr \leftarrow sptr + 2, PC[15:0] \leftarrow imm[15:0] if the condition holds and the program size is less than 64K word.

 $HS[sptr][19:0] \leftarrow current PC + 2$, $sptr \leftarrow sptr + 2$, $PC[19:0] \leftarrow imm:20$ if the condition holds and the program size is equal to or over 64K word.

 $PC[11:0] \leftarrow PC[11:0] + 2$ otherwise. LCALL instruction is used to call a subroutine whose starting address is specified by imm:20.

Flags:

Example:

LCALL L1

LCALL C, L2

Label L1 and L2 can be allocated to the same or other section. Because this is a 2-word instruction, the saved returning address on stack is (PC + 2).



LD adr:8 — Load into Memory

Format: LD adr:8, <op>

<op>: GPR

Operation: $DM[00h:adr:8] \leftarrow <op>$ if eid = 0 $DM[IDH:adr:8] \leftarrow <op>$ if eid = 1

LD adr:8 loads the value of <op> into a memory location. The memory location is determined by the eid bit and adr:8.

- Flags: –
- **Example:** Given: IDH = 01h

LD 80h, R0

If eid bit of SR0 is zero, the statement "LD 80h, R0" load value of R0 into DM[0080h], else eid bit was set to '1', the statement "LD 80h, R0" load value of R0 into DM[0180h]



LD @idm — Load into Memory Indexed

D	@idm,	<op></op>
	D	D @idm,

<op>: GPR

Operation: (@idm) $\leftarrow <op>$

_

LD @idm loads the value of <op> into the memory location determined by @idm. Details of the @idm format and how the actual address is calculated can be found in chapter 2.

Flags:

Example: Given R0 = 5Ah, IDH:IDL0 = 8023h, eid = 1

LD	@ID0, R0	// DM[8023h] ← 5Ah
LD	@ID0 + 3, R0	// DM[8023h] ← 5Ah, IDL0 ← 26h
LD	@[ID0-5], R0	// DM[801Eh] ← 5Ah, IDL0 ← 1Eh
LD	@[ID0+4]!, R0	// DM[8027h] ← 5Ah, IDL0 ← 23h
LD	@[ID0-2]!, R0	// DM[8021h] ← 5Ah, IDL0 ← 23h

In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode. idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)


LD — Load Register

Format: LD <op1>, <op2> <op1>: GPR <op2>: GPR, SPR, adr:8, @idm, #imm:8 **Operation:** $< op1 > \leftarrow < op2 >$ LD loads a value specified by <op2> into the register designated by <op1>. Flags: Z: set if result is zero. Reset if not. N: exclusive OR of V and MSB of result. Given: R0 = 5Ah, R1 = AAh, IDH:IDL0 = 8023h, eid = 1 Example: LD R0, R1 // R0 \leftarrow AAh LD R1, IDH // R1 ← 80h LD R2, 80h // R2 ← DM[8080h] LD R0, #11h // R0 ← 11h R0, @ID0+1 // R0 \leftarrow DM[8023h], IDL0 \leftarrow 24h LD LD R1, @[ID0-2] // R1 \leftarrow DM[8021h], IDL0 \leftarrow 21h LD R2, @[ID0+3]! // R2 \leftarrow DM[8026h], IDL0 \leftarrow 23h LD R3, @[ID0-5]! // R3 \leftarrow DM[801Eh], IDL0 \leftarrow 23h

> In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode. idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)



LD — Load GPR:bankd, GPR:banks

Format:	LD <op1>, <op2></op2></op1>		
	<op1: <op2:< th=""><th>>: GPR: bankd >: GPR: banks</th><th></th></op2:<></op1: 	>: GPR: bankd >: GPR: banks	
Operation:	<op1></op1>	> ← <op2></op2>	
	LD loa (bank	ads a value of a register in d).	a specified bank (banks) into another register in a specified bank
Flags:	Z: se N: e	et if result is zero. Reset if xclusive OR of V and MSE	not. 3 of result.
Example:			
	LD	R2:1, R0:3	// Bank1's R2 \leftarrow bank3's R0
	LD	R0:0, R0:2	// Bank0's R0 ← bank2's R0



LD — Load GPR, TBH/TBL

Format: LD <op1>, <op2>

<op1>: GPR <op2>: TBH/TBL

Operation: $\langle op1 \rangle \leftarrow \langle op2 \rangle$

LD loads a value specified by <op2> into the register designated by <op1>.

Flags:Z: set if result is zero. Reset if not.N: exclusive OR of V and MSB of result.

Example: Given: register pair R1:R0 is 16-bit unsigned data.

LDC	@IL	// TBH:TBL \leftarrow PM[ILX:ILH:ILL]
LD	R1, TBH	// R1 ← TBH
LD	R0, TBL	// R0 \leftarrow TBL



$\boldsymbol{L}\boldsymbol{D} - \text{Load TBH/TBL, GPR}$

Format: LD <op1>, <op2> <op1>: TBH/TBL <op2>: GPR **Operation:** $<op1> \leftarrow <op2>$ LD loads a value specified by <op2> into the register designated by <op1>. Flags: _ Example: Given: register pair R1:R0 is 16-bit unsigned data. LD TBH, R1 // TBH \leftarrow R1 LD TBL, R0 // TBL \leftarrow R0



LD SPR - Load SPR

Format:	LD <op1>, <op2></op2></op1>			
	<op1>: S <op2>: G</op2></op1>	SPR SPR		
Operation:	<op1> ←</op1>	- <op2></op2>		
	LD SPR Refer to	loads the value of a Table 3-1 for more	l GPR into an SPR. detailed explanation about kind of SPI	२.
Flags:	-			
Example:	Given: register pair R1:R0 = 1020h			
	LD LD	ILH, R1 ILL, R0	// ILH ← 10h // ILL ← 20h	



LD SPR0 — Load SPR0 Immediate

Format:	LD SPR0, #imm:8		
Operation:	$SPR0 \leftarrow in$	1m:8	
	LD SPR0 lo	oads an 7-bit immediate	value into SPR0.
Flags:	_		
Example:	Given: eid = 1, idb = 0 (index register bank 0 selection)		
	LD LD LD LD The last ins	IDH, #80h IDL1, #44h IDL0, #55h SR0, #02h struction set ie (global in ister group 1 (SPR1) red	// IDH point to page 80h terrupt enable) bit to '1'.
	Special register group 1 (SPR1) registers are not supported in this addressing m		



LDC - Load Code

Format: LDC <op1>

_

<op1>: @IL, @IL+

Operation: TBH:TBL \leftarrow PM[ILX:ILH:ILL]

 $ILL \leftarrow ILL + 1$ (@IL+ only)

LDC loads a data item from program memory and stores it in the TBH:TBL register pair.

@IL+ increase the value of ILL, efficiently implementing table lookup operations.

Flags:

Example:

LD LD LD LDC	ILX, R1 ILH, R2 ILL, R3 @IL	// Loads value of PM[ILX:ILH:ILL] into TBH:TBL
LD LD	R1, TBH R0, TBL	// Move data in TBH:TBL to GPRs for further processing

The statement "LDC @IL" do not increase, but if you use statement "LDC @IL+", ILL register is increased by one after instruction execution.



LJP — Conditional Jump

Format:	LJP cc:4,	imm:20	
	cc:4: 4-bit	t condition code	
Operation:	$PC[15:0] \leftarrow imm[15:0]$ if condition is true and the program size is less than 64K word. If the program is equal to or larger than 64K word, $PC[19:0] \leftarrow imm[19:0]$ as long as the condition is true. There are 16 different conditions that can be used, as described in table 7-6.		
Flags:	_		
NOTE:	LJP cc:4 imm:20 is a 2-word instruction whose immediate field directly specifies the target address of the jump.		
Example: %1	LJP • • LD •	C, %1 R0, R1	// Assume current PC = 0812h // Address at 10A5h
	After the first instruction is executed, LJP directly jumps to address 10A5h if condition is true.		



LLNK — Linked Subroutine Call Conditional

Format:	LLNK co	LLNK cc:4, imm:20		
	cc:4: 4-b	oit condition code		
Operation:	If condit	If condition is true, IL[19:0] \leftarrow {PC[19:12], PC[11:0] + 2}.		
	Further, the cond There a	Further, when the program is equal to or larger than 64K word, PC[19:0] \leftarrow imm[19:0] as long as the condition is true. If the program is smaller than 64K word, PC[15:0] \leftarrow imm[15:0]. There are 16 different conditions that can be used, as described in table 7-6.		
Flags:	_	_		
NOTE:	LLNK is (IL) with	LLNK is used to conditionally to call a subroutine with the return address saved in the link register (IL) without stack operation. This is a 2-word instruction.		
Example: %1	LLNK NOP • LD • LD	Z, %1 R0, R1	// Address at 005Ch, ILX:ILH:ILL ← 00:00:5Eh // Address at 005Eh	



LNK — Linked Subroutine Call (Pseudo Instruction)

Format:	LNK cc:4, imm:20 LNK imm:12			
Operation:	If LNKS can access the targ assembled to LNKS (1 word word instruction).	If LNKS can access the target address and there is no conditional code (cc:4), LNK command is assembled to LNKS (1 word instruction) in linking time, else the LNK is assembled to LLNK (2 word instruction).		
Example: Link2:	LNK Z, Link1 LNK Link2 NOP • • • • • • • • • • • • • • • • • • •	// Equal to "LLNK Z, Link1" // Equal to "LNKS Link2"		
Subro	outines section CODE, A Subroutines NOP • • LRET	.BS 0A00h		



LNKS — Linked Subroutine Call

Format:	LNKS imm:12			
Operation:	IL[19:0] LNKS sa	IL[19:0] \leftarrow {PC[19:12], PC[11:0] + 1} and PC[11:0] \leftarrow imm:12 LNKS saves the current PC in the link register and jumps to the address specified by imm:12.		
Flags:	-			
NOTE:	LNKS is used to call a subroutine with the return address saved in the link register (IL) without stack operation.			
Example: Link1:	LNKS NOP • • NOP •	Link1	// Address at 005Ch, ILX:ILH:ILL ← 00:00:5Dh // Address at 005Dh	
	LRET			



LRET — Return from Linked Subroutine Call

Format:	LRET
Operation:	$\text{PC} \leftarrow \text{IL}[19:0]$ LRET returns from a subroutine by assigning the saved return address in IL to PC.
Flags:	-
Example: Link1:	LNK Link1 NOP • • • LRET ; PC[19:0] ← ILX:ILH:ILL



$\mathbf{NOP}-\mathbf{No}$ Operation

Format:	NOP
Operation:	No operation.
	When the instruction NOP is executed in a program, no operation occurs. Instead, the instruction time is delayed by approximately one machine cycle per each NOP instruction encountered.
Flags:	_
Example:	NOP



$\mathbf{OR}-\mathbf{Bit}$ -wise OR

Format: OR <op1>, <op2> <op1>: GPR <op2>: adr:8, #imm:8, GPR, @idm **Operation:** $\langle op1 \rangle \leftarrow \langle op1 \rangle | \langle op2 \rangle$ OR performs the bit-wise OR operation on <op1> and <op2> and stores the result in <op1>. Z: set if result is zero. Reset if not. Flags: N: exclusive OR of V and MSB of result. Example: Given: IDH:IDL0 = 031Eh, eid = 1 // R0 ← R0 | DM[0380h] OR R0, 80h OR R1, #40h // Mask bit6 of R1 OR // R1 \leftarrow R1 | R0 R1, R0 OR R0, @ID0 // R0 \leftarrow R0 | DM[031Eh], IDL0 \leftarrow 1Eh OR R1, @[ID0-1] // R1 \leftarrow R1 | DM[031Dh], IDL0 \leftarrow 1Dh OR // R2 \leftarrow R2 | DM[031Fh], IDL0 \leftarrow 1Eh R2, @[ID0+1]! OR R3, @[ID0-1]! // R3 \leftarrow R3 | DM[031Dh], IDL0 \leftarrow 1Eh

In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode.

idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)



OR SR0 — Bit-wise OR with SR0

Format: OR SR0, #imm:8

Operation: SR0 \leftarrow SR0 | imm:8

OR SR0 performs the bit-wise OR operation on SR0 and imm:8 and stores the result in SR0.

Flags:

Example: Given: SR0 = 0000000b

EID IE IDB1 IE0 IE1	EQU EQU EQU EQU EQU	01h 02h 04h 40h 80h
	OR	SR0, #IE IE0 IE1
	OR	SR0, #00000010b

In the first example, the statement "OR SR0, #EID|IE|IE0" set global interrupt(ie), interrupt 0(ie0) and interrupt 1(ie1) to '1' in SR0. On the contrary, enabled bits can be cleared with instruction "AND SR0, #imm:8". Refer to instruction AND SR0 for more detailed explanation about disabling bit.

In the second example, the statement "OR SR0, #00000010b" is equal to instruction EI, which is enabling interrupt globally.

POP - POP

Format:	POP
Operation:	$sptr \leftarrow sptr - 2$
	POP decrease sptr by 2. The top two bytes of the hardware stack are therefore invalidated.
Flags:	-
Example:	Given: sptr[5:0] = 001010b
	POP
	This POP instruction decrease sptr[5:0] by 2. Therefore sptr[5:0] is 001000b.



$\mathbf{POP} - \mathbf{POP}$ to Register

Format:	POP <op></op>		
	<op>: GPR, SPR</op>		
Operation:	$< op > \leftarrow HS[sptr -$	1], sptr \leftarrow sptr - 1	
	POP copies the v	alue on top of the stack to <op> and decrease sptr by 1.</op>	
Flags:	 Z: set if the value copied to <op> is zero. Reset if not.</op> N: set if the value copied to <op> is negative. Reset if not.</op> When <op> is SPR, no flags are affected, including Z and N.</op> 		
Example:			
	POP RU	// R0 \leftarrow HS[sptr-1], sptr \leftarrow sptr-1	
	POP IDH	// IDH \leftarrow HS[sptr-1], sptr \leftarrow sptr-1	
	In the first instruction, value of HS[sptr-1] is loaded to R0 and the second instruction		

In the first instruction, value of HS[sptr-1] is loaded to R0 and the second instruction "POP IDH" load value of HS[sptr-1] to register IDH. Refer to chapter 5 for more detailed explanation about POP operations for hardware stack.



PUSH — Push Register

Format:	PUSH <op></op>		
	<op>: GP</op>	R, SPR	
Operation:	HS[sptr] ∢	− <op>, sptr ← sptr + 1</op>	
	PUSH sto	res the value of <op> on to</op>	op of the stack and increase sptr by 1.
Flags:	-		
Example:	PUSH PUSH	R0 IDH	// HS[sptr] ← R0, sptr ← sptr + 1 // HS[sptr] ← IDH, sptr ← sptr + 1

In the first instruction, value of register R0 is loaded to HS[sptr-1] and the second instruction "PUSH IDH" load value of register IDH to HS[sptr-1]. Current HS pointed by stack point sptr[5:0] be emptied. Refer to chapter 5 for more detailed explanation about PUSH operations for hardware stack.



RET — Return from Subroutine

Format:	RET			
Operation:	$PC \leftarrow HS[sptr - 2], sptr \leftarrow sptr - 2$			
	RET pops site.	s an address on the hardwa	are stack into PC so that control returns to the subroutine call	
Flags:	_			
Example:	ole: Given: sptr[5:0] = 001010b			
	CALLS •	Wait	// Address at 00120h	
Wait:	• NOP NOP NOP NOP RET After the pointer sp 0121h on	first instruction CALLS exe ptr[5:0] have 001100b and r the hardware stack HS[spi	// Address at 01000h cution, "PC+1", 0121h is loaded to HS[5] and hardware stack next PC became 01000h. The instruction RET pops value tr-2] and load to PC then stack pointer sptr[[5:0] became	

001010b.



RL — Rotate Left

Format:	RL <op></op>				
	<op>: G</op>	iPR			
Operation:	eration: $C \leftarrow \langle op \rangle [7], \langle op \rangle \leftarrow \langle \langle op \rangle [6:0], \langle op \rangle [7] \rangle$			op>[7]}	
	RL rotat The orig	es the value jinal MSB of	of <op> to the le <op> is copied i</op></op>	eft and stores the result back into <op>. into carry (C).</op>	
Flags:	C: set Z: set N: set	if the MSB o if result is ze if the MSB o	f <op> (before ro ro. Reset if not. f <op> (after rota</op></op>	otating) is 1. Reset if not. ating) is 1. Reset if not.	
Example:	Given: R0 = 01001010b, R1 = 10100101b				
	RL	R0		// N flag is set to '1', R0 \leftarrow 10010100b	I
	RL	R1		// C flag is set to '1', R1 \leftarrow 01001011b	,



RLC — Rotate Left with Carry

Format:	RLC <op></op>			
	<op>: GPR</op>			
Operation:	$C \gets [7]$], <op> ← {<op>[6:0], C}</op></op>		
	RLC rotates The original	RLC rotates the value of <op> to the left and stores the result back into <op>. The original MSB of <op> is copied into carry (C), and the original C bit is copied into <op>[0].</op></op></op></op>		
Flags:	 C: set if the MSB of <op> (before rotating) is 1. Reset if not.</op> Z: set if result is zero. Reset if not. N: set if the MSB of <op> (after rotating) is 1. Reset if not.</op> 			
Example:	Given: R2 =	A5h, if C = 0		
	RLC R	2 // F	$R2 \leftarrow 4Ah, C flag is set to '1'$	
	RL R RLC R	20 21		
	In the secon	id example, assuming that re	gister pair R1:R0 is 16-bit number, then RL and RLC ar	

In the second example, assuming that register pair R1:R0 is 16-bit number, then RL and RLC are used for 16-bit rotate left operation. But note that zero (Z) flag do not exactly reflect result of 16-bit operation. Therefore when programming 16-bit decrement, take care of the change of Z flag.



\mathbf{RR} — Rotate Right

Format:	RR <op< th=""><th colspan="4">RR <op></op></th></op<>	RR <op></op>			
	<op>: G</op>	PR			
Operation:	$C \leftarrow < 0$	p>[0], <op> ↔</op>	- { <op>[0], <op>[7:1]}</op></op>		
	RR rota of <op></op>	RR rotates the value of <op> to the right and stores the result back into <op>. The original LSB of <op> is copied into carry (C).</op></op></op>			
Flags:	C: set Z: set N: set	if the LSB of <op> (before rotating) is 1. Reset if not. if result is zero. Reset if not. if the MSB of <op> (after rotating) is 1. Reset if not.</op></op>			
Example:	Given: I	R0 = 0101101	0b, R1 = 10100101b		
	RR	R0	// No change of flag, R0 \leftarrow 00101101b		
	RR	R1	// C and N flags are set to '1', R1 \leftarrow 11010010b		



RRC — Rotate Right with Carry

Format:	RRC <op></op>	RRC <op></op>			
	<op>: GPR</op>				
Operation:	$C \leftarrow [($], <op> ← {C, <op></op></op>	[7:1]}		
	RRC rotates of <op> is c</op>	s the value of <op> copied into carry (C)</op>	o the right and stores the rest and C is copied to the MSB.	ult back into <op>. The original L</op>	SB
Flags:	 C: set if the LSB of <op> (before rotating) is 1. Reset if not.</op> Z: set if result is zero. Reset if not. N: set if the MSB of <op> (after rotating) is 1. Reset if not.</op> 				
Example:	Given: R2 =	= A5h, if C = 0			
	RRC F	R2	// R2 \leftarrow 52h, C flag is s	et to '1'	
	RR F RRC F	२0 २1			
	In the second example, assuming that register pair R1:R0 is 16-bit number, then RR and RRC are used for 16-bit rotate right operation. But note that zero (Z) flag do not exactly reflect result of 16-bit operation. Therefore when programming 16-bit decrement, take care of the change of Z flag.				



$\mathbf{SBC} - \mathbf{Subtract}$ with Carry

Format: SBC <op1>, <op2>

<op1>: GPR <op2>: adr:8, GPR

Operation: $\langle op1 \rangle \leftarrow \langle op1 \rangle + \langle op2 \rangle + C$

SBC computes (<op1> - <op2>) when there is carry and (<op1> - <op2> - 1) when there is no carry.

Flags:

- **C:** set if carry is generated. Reset if not.
 - **Z:** set if result is zero. Reset if not.
 - V: set if overflow is generated.
 - N: set if result is negative. Reset if not.

Example:

SBC	R0, 80h	// If eid = 0, R0 \leftarrow R0 + ~DM[0080h] + C // If eid = 1, R0 \leftarrow R0 + ~DM[IDH:80h] + C
SBC	R0, R1	// $R0 \leftarrow R0 + \sim R1 + C$
SUB SBC	R0, R2 R1, R3	

In the last two instructions, assuming that register pair R1:R0 and R3:R2 are 16-bit signed or unsigned numbers. Even if the result of "ADD R0, R2" is not zero, zero (Z) flag can be set to '1' if the result of "SBC R1,R3" is zero. Note that zero (Z) flag do not exactly reflect result of 16-bit operation. Therefore when programming 16-bit addition, take care of the change of Z flag.



SL — Shift Left

Format:	SL <op></op>	SL <op></op>		
	<op>: GPR</op>			
Operation:	$C \leftarrow [7], \leftarrow \{<$	<op>[6:0], 0}</op>		
	SL shifts <op> to the left</op>	t by 1 bit. The MSB of the original <op> is copied into carry (C).</op>		
Flags:	 C: set if the MSB of <o< li=""> Z: set if result is zero. I N: set if the MSB of <o< li=""> </o<></o<>	p> (before shifting) is 1. Reset if not. Reset if not. p> (after shifting) is 1. Reset if not.		
Example:	Given: R0 = 01001010b,	, R1 = 10100101b		
	SL R0	// N flag is set to '1', R0 \leftarrow 10010100b		
	SL R1	// C flag is set to '1', R1 \leftarrow 01001010b		



SLA — Shift Left Arithmetic

Format:	SLA <op></op>	>	
	<op>: GP</op>	PR	
Operation:	$C \leftarrow $	>[7], <op> ← {<op>[6:0], 0}</op></op>	
	SLA shifts	s <op> to the left by 1 bit. T</op>	The MSB of the original <op> is copied into carry (C).</op>
Flags:	C: set if Z: set if V: set if N: set if	the MSB of <op> (before s result is zero. Reset if not. the MSB of the result is dif the MSB of <op> (after shi</op></op>	hifting) is 1. Reset if not. ferent from C. Reset if not. fting) is 1. Reset if not.
Example:	Given: R	0 = AAh	
	SLA	R0	// C, V, N flags are set to '1', R0 \leftarrow 54h



$\mathbf{SR}-\mathbf{Shift}$ Right

Format:	SR <op< th=""><th colspan="4">SR <op></op></th></op<>	SR <op></op>			
	<op>: (</op>	GPR			
Operation:	$C \leftarrow < c$	op>[0], <op< th=""><th>→ ← {0, <op>[7:1]}</op></th></op<>	→ ← {0, <op>[7:1]}</op>		
	SR shif carry (0	SR shifts <op> to the right by 1 bit. The LSB of the original <op> (i.e., <op>[0]) is copied into carry (C).</op></op></op>			
Flags:	C: set Z: set N: set	if the LSB if result is if the MSB	of <op> (before shifting) is 1. Reset if not. zero. Reset if not. of <op> (after shifting) is 1. Reset if not.</op></op>		
Example: Give		R0 = 0101 ²	010b, R1 = 10100101b		
	SR	R0	// No change of flags, R0 \leftarrow 00101101b		
	SR	R1	// C flag is set to '1', R1 \leftarrow 01010010b		



SRA — Shift Right Arithmetic

Format: SRA <op>

<op>: GPR

Operation: $C \leftarrow \langle op \rangle [0], \langle op \rangle \leftarrow \{\langle op \rangle [7], \langle op \rangle [7:1]\}$

SRA shifts <op> to the right by 1 bit while keeping the sign of <op>. The LSB of the original <op> (i.e., <op>[0]) is copied into carry (C).

- Flags:C: set if the LSB of <op> (before shifting) is 1. Reset if not.Z: set if result is zero. Reset if not.
 - **N:** set if the MSB of <op> (after shifting) is 1. Reset if not.
- **NOTE:** SRA keeps the sign bit or the MSB (<op>[7]) in its original position. If SRA is executed 'N' times, N significant bits will be set, followed by the shifted bits.

Example: Given: R0 = 10100101b

SRA	R0	// C, N flags are set to '1', R0 \leftarrow 11010010b
SRA	R0	// N flag is set to '1', R0 \leftarrow 11101001b
SRA	R0	// C, N flags are set to '1', R0 \leftarrow 11110100b
SRA	R0	// N flags are set to '1', R0 \leftarrow 11111010b



STOP — Stop Operation (pseudo instruction)

Format: STOP

- **Operation:** The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter the STOP mode. In the STOP mode, the contents of the on-chip CPU registers, peripheral registers, and I/O port control and data register are retained. A reset operation or external or internal interrupts can release stop mode. The STOP instruction is a pseudo instruction. It is assembled as "SYS #0Ah", which generates the SYSCP[7-0] signals. These signals are decoded and stop the operation.
- **NOTE:** The next instruction of STOP instruction is executed, so please use the NOP instruction after the STOP instruction.

Example:

STOP NOP NOP NOP

•

In this example, the NOP instructions provide the necessary timing delay for oscillation stabilization before the next instruction in the program sequence is executed. Refer to the timing diagrams of oscillation stabilization, as described in Figure 17-3, 17-4



SUB — Subtract

Format:	SUB <op1>, <op2></op2></op1>					
	<op1>: GPR <op2>: adr:8, #imm:8, GPR, @idm</op2></op1>					
Operation:	$\langle op1 \rangle \leftarrow \langle op1 \rangle + \langle op2 \rangle + 1$					
	SUB adds the value of <op1> with the 2's complement of <op2> to perform subtraction on <op1> and <op2></op2></op1></op2></op1>					
Flags:	 C: set if carry is generated. Reset if not. Z: set if result is zero. Reset if not. V: set if overflow is generated. Reset if not. N: set if result is negative. Reset if not. 					
Example:	Given: IDH:IDL0 = 0150h, DM[0143h] = 26h, R0 = 52h, R1 = 14h, eid = 1					
	SUB	R0, 43h	// R0 ← R0 + ~DM[0143h] + 1 = 2Ch			
	SUB	R1, #16h	// R1 \leftarrow FEh, N flag is set to '1'			
	SUB	R0, R1	// R0 ← R0 + ~R1 + 1 = 3Eh			
	SUB SUB SUB SUB	R0, @ID0+1 R0, @[ID0-2] R0, @[ID0+3]! R0, @[ID0-2]!	// R0 \leftarrow R0 + ~DM[0150h] + 1, IDL0 \leftarrow 51h // R0 \leftarrow R0 + ~DM[014Eh] + 1, IDL0 \leftarrow 4Eh // R0 \leftarrow R0 + ~DM[0153h] + 1, IDL0 \leftarrow 50h // R0 \leftarrow R0 + ~DM[014Eh] + 1, IDL0 \leftarrow 50h			

In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode. The example in the SBC description shows how SUB and SBC can be used in pair to subtract a 16-bit number from another. idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]! (IDx-offset:5]! (IDx = ID0 or ID1)



SWAP – Swap

Format:	SWAP <op1>, <op2></op2></op1>				
	<op1>: G <op2>: Sl</op2></op1>	PR PR			
Operation:	$\langle op1 \rangle \leftarrow \langle op2 \rangle, \langle op2 \rangle \leftarrow \langle op1 \rangle$				
	SWAP swaps the values of the two operands.				
Flags:	-				
NOTE:	Among the SPRs, SR0 and SR1 can not be used as <op2>.</op2>				
Example:	Given: IDH:IDL0 = 8023h, R0 = 56h, R1 = 01h				
	SWAP SWAP	R1, IDH R0, IDL0	// R1 ← 80h, IDH ← 01h // R0 ← 23h, IDL0 ← 56h		
	After execution of instructions, index registers IDH:IDL0 (ID0) have address 0156h.				

$\boldsymbol{SYS}-\boldsymbol{System}$

Format: SYS #imm:8

_

Operation: SYS generates SYSCP[7:0] and nSYSID signals.

Flags:

NOTE: Mainly used for system peripheral interfacing.

Example:

SYS #0Ah

SYS #05h

In the first example, statement "SYS #0Ah" is equal to STOP instruction and second example "SYS #05h" is equal to IDLE instruction. This instruction does nothing but increase PC by one and generates SYSCP[7:0] and nSYSID signals.



$TM-{\sf Test}\;{\sf Multiple}\;{\sf Bits}$

Format: TM <op>, #imm:8

<op>: GPR

- **Operation:** TM performs the bit-wise AND operation on <op> and imm:8 and sets the flags. The content of <op> is not changed.
- Flags:Z: set if result is zero. Reset if not.N: set if result is negative. Reset if not.

Example: Given: R0 = 01001101b

TM R0, #00100010b // Z flag is set to '1'



XOR - Exclusive OR

Format: XOR <op1>, <op2>

<op1>: GPR <op2>: adr:8, #imm:8, GPR, @idm

Operation: $< op1 > \leftarrow < op1 > ^ < op2 >$

XOR performs the bit-wise exclusive-OR operation on <op1> and <op2> and stores the result in <op1>.

Flags:Z: set if result is zero. Reset if not.N: set if result is negative. Reset if not.

Example: Given: IDH:IDL0 = 8080h, DM[8043h] = 26h, R0 = 52h, R1 = 14h, eid = 1

XOR	R0, 43h	// R0 ← 74h
XOR	R1, #00101100b	// R1 ← 38h
XOR	R0, R1	// R0 ← 46h
XOR XOR XOR XOR	R0, @ID0 R0, @[ID0-2] R0, @[ID0+3]! R0, @[ID0-5]!	$\label{eq:result} \begin{array}{l} \label{eq:result} \begin{array}{l} \label{eq:result} $

In the last two instructions, the value of IDH:IDL0 is not changed. Refer to Table 7-5 for more detailed explanation about this addressing mode.

idm = IDx+offset:5, [IDx-offset:5], [IDx+offset:5]!, [IDx-offset:5]! (IDx = ID0 or ID1)



NOTES



8 CLOCK CIRCUIT

SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- External crystal, ceramic resonator, or RC oscillation source (or an external clock source)
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (f_{OSC} divided by 1, 2, 4, 8, 16, 32, 64, 128)
- System clock control register, PCON
- Oscillator control register, OSCCON
- Main oscillator clock output control register, CLOCON



Figure 8-1. Main Oscillator Circuit (Crystal or Ceramic Oscillator)




Figure 8-2. Main Oscillator Circuit (RC Oscillator)



Figure 8-3. Sub Oscillator Circuit (Crystal or Ceramic Oscillator)





Figure 8-4. System Clock Circuit Diagram









Figure 8-6. Oscillator Control Register (OSCCON)





Figure 8-7. Main Oscillator Clock Output Functional Block Diagram



Figure 8-8. Main Oscillator Clock Output Control Register (CLOCON)



NOTES



9 RESET AND POWER-DOWN

OVERVIEW

During a power-on reset, the voltage at V_{DD} goes to High level and the RESET pin is forced to Low level. The RESET signal is input through a Schmitt trigger circuit where it is then synchronized with the CPU clock. This procedure brings MCU into a known operating status.

For the time for CPU clock oscillation to stabilize, the RESET pin must be held to low level for a minimum time interval after the power supply comes within tolerance. For the minimum time interval, see the electrical characteristics.

In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog function (basic timer) is enabled.
- Ports are set to input mode.
- Peripheral control and data registers are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the program reset address in the ROM, 00000H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 00000H is fetched and executed.

NOTE

To program the duration of the oscillation stabilization interval, make the appropriate settings to the watchdog timer control register, WDTCON, before entering STOP mode.



NOTES



10 I/O PORTS



Figure 10-1. Port 0 Control Register (P0CON)









Figure 10-3. Port 1 Low-byte Control Register (P1CONL)





Figure 10-4. Port 1 Pull-Up Control Register (P1PUR)





Figure 10-5. Port 2 High-Byte Control Register (P2CONH)



Figure 10-6. Port 2 Low-Byte Control Register (P2CONL)









Figure 10-8. Port 3 Low-Byte Control Register (P3CONL)





Figure 10-9. Port 4 High-Byte Control Register (P4CONH)



Figure 10-10. Port 4 Low-Byte Control Register (P4CONL)





Figure 10-11. Port 5 High-Byte Control Register (P5CONH)



Figure 10-12. Port 5 Low-Byte Control Register (P5CONL)



NOTES



BASIC TIMER/WATCHDOG TIMER

OVERVIEW

WDTCON controls basic timer clock selection and watchdog timer clear bit.

Basic timer is used in two different ways:

- As a clock source to watchdog timer to provide an automatic reset mechanism in the event of a system malfunction (When watchdog function is enabled in ROM code option)
- To signal the end of the required oscillation stabilization interval after a reset or stop mode release.

The reset value of basic timer clock selection bits is decided by the ROM code option. (see the section on ROM code option for details). After reset, programmer can select the basic timer input clock using WDTCON.

When watchdog function is enabled by the ROM code option, programmer must set WDTCON.0 periodically within every $2048 \times \text{basic timer input clock time to prevent system reset.}$



Figure 11-1. Watchdog Timer Control Register (WDTCON)



BLOCK DIAGRAM



Figure 11-2. Basic Timer & Watchdog Timer Functional Block Diagram



12 WATCH TIMER

OVERVIEW

The source of watch timer is fx/128 (main osc.) or fxt (sub osc.). The interval of watch timer interrupt can be selected by WTCON.3-2.

Bit Name	Values		Function	Address
WTCON.76	_		Not used.	70H
WTCON.54	0	0	0.5 kHz buzzer (BUZ) signal output	
	0	1	1 kHz buzzer (BUZ) signal output	
	1	0	2 kHz buzzer (BUZ) signal output	
	1	1	4 kHz buzzer (BUZ) signal output	
WTCON.32	0	0	Set watch timer interrupt to 1 sec.	
	0	1	Set watch timer interrupt to 0.5 sec.	
	1	0	Set watch timer interrupt to 0.25 sec.	
	1	1		
WTCON.1	0		Select fx/128 as the watch timer clock.	
		1	Select fxt (sub osc) as the watch timer clock.	
WTCON.0	(0	Disable watch timer: clear frequency dividing circuits.	
		1	Enable watch timer.	

Table 12-1. Watch Timer Control Register (WTCON): 8-Bit R/W

NOTES:

1. The main clock frequency (fx) is assumed to be 4.19 MHz.

2. The watch timer clock frequency (fw) is assumed to be 32.768 kHz.



WATCH TIMER CIRCUIT DIAGRAM



Figure 12-1. Watch Timer Circuit Diagram



13 16-BIT TIMER 0

OVERVIEW

The 16-bit timer 0 is an 16-bit general-purpose timer/counter. Timer 0 has three operating modes, one of which you select using the appropriate T0CON setting:

- Interval timer mode (Toggle output at TOOUT pin)
- Capture input mode with a rising or falling edge trigger at the TOCAP pin
- PWM mode (T0PWM)

Timer 0 has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, 64, 8 or 1) with multiplexer
- External clock input pin (T0CLK)
- 16-bit counter (T0CNTH/L), 16-bit comparator, and 16-bit reference data register (T0DATAH/L)
- I/O pins for capture input (T0CAP), or PWM or match output (T0PWM, T0OUT)
- Timer 0 overflow interrupt (IRQ0.1) and match/capture interrupt (IRQ0.0) generation
- Timer 0 control register, T0CON (40H, read/write)



FUNCTION DESCRIPTION

Timer 0 Interrupts (IRQ0.0, IRQ0.1)

The timer 0 module can generate two interrupts, the timer 0 overflow interrupt (T0OVF), and the timer 0 match/capture interrupt (T0INT). T0OVF is interrupt level IRQ0.1. T0INT belongs to interrupt level IRQ0.0.

Interval Timer Function

In interval timer mode, a match signal is generated and T0OUT is toggled when the counter value is identical to the value written to the T0 reference data register, T0DATAH/L. The match signal generates a timer 0 match interrupt (T0INT) and clears the counter.

If, for example, you write the value 0010H to T0DATAH/L and 04H to T0CON, the counter will increment until it reaches 0010H. At this point, the T0 interrupt request is generated, the counter value is reset, and counting resumes.

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T0PWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 data register. In PWM mode, however, the match signal does not clear the counter but can generate a match interrupt. The counter runs continuously, overflowing at FFFFH, and then repeat the incrementing from 0000H. Whenever an overflow is occurred, an overflow (OVF) interrupt can be generated.

Although you can use the match or the overflow interrupt in PWM mode, interrupts are not typically used in PWM-type applications. Instead, the pulse at the T0PWM pin is held to Low level as long as the reference data value is less than or equal to (\leq) the counter value and then pulse is held to High level for as long as the data value is greater than (>) the counter value. One pulse width is equal to t_{CLK}

Capture Mode

In capture mode, a signal edge that is detected at the T0CAP pin opens a gate and loads the current counter value into the T0 data register. You can select rising or falling edges to trigger this operation. Timer 0 also gives you capture input source, the signal edge at the T0CAP pin. You select the capture input by setting the value of the timer 0 capture input selection bit in the port 1 control register low, P1CONL, (22H). When P1CONL.5-4 is 00, the T0CAP input or normal input is selected .When P1CONL.5-4 is set to 11, normal output is selected.

Both kinds of timer 0 interrupts can be used in capture mode, the timer 0 overflow interrupt is generated whenever a counter overflow occurs, the timer 0 match/capture interrupt is generated whenever the counter value is loaded into the T0 data register.

By reading the captured data value in T0DATAH/L, and assuming a specific value for the timer 0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T0CAP pin.



TIMER 0 CONTROL REGISTER (T0CON)

You use the timer 0 control register, T0CON, to

- Select the timer 0 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 0 input clock frequency
- Clear the timer 0 counter, T0CNTH/L

T0CON is located at address 40H, and is read/written addressable.

A reset clears T0CON to '00H'. This sets timer 0 to normal interval timer mode, and selects an input clock frequency of fxx/1024. To disable the counter operation, please set T0CON.7-.5 to 111B. You can clear the timer 0 counter at any time during normal operation by writing a "1" to T0CON.2.



Figure 13-1. Timer 0 Control Register (T0CON)



BLOCK DIAGRAM



Figure 13-2. Timer 0 Functional Block Diagram





Figure 13-3. Timer 0 Counter and Data Registers (T0CNTH/L, T0DATAH/L)



NOTES



14 16-BIT TIMER 1

OVERVIEW

The 16-bit timer 1 is an 16-bit general-purpose timer. Timer 1 has the interval timer mode by using the appropriate T1CON setting.

Timer 1 has the following functional components:

- Clock frequency divider (fxx divided by 256, 64, 8 or 1) with multiplexer
- T3OF (from timer 3) is one of the clock frequencies.
- 16-bit counter (T1CNTH/L), 16-bit comparator, and 16-bit reference data register (T1DATAH/L)
- Timer 1 interrupt (IRQ0.2) generation
- Timer 1 control register, T1CON (48H, read/write)

FUNCTION DESCRIPTION

Interval Timer Function

The timer 1 module can generate an interrupt, the timer 1 match interrupt (T1INT). T1INT belongs to interrupt level IRQ0.2.

In interval timer mode, a match signal is generated when the counter value is identical to the values written to the T1 reference data registers, T1DATAH/L. The match signal generates a timer 1 match interrupt (T1INT) and clears the counter.

If, for example, you write the value 0010H to T1DATAH/L and 0CH to T1CON, the counter will increment until it reaches 10H. At this point, the T1 interrupt request is generated, the counter value is reset, and counting resumes.



TIMER 1 CONTROL REGISTER (T1CON)

You use the timer 1 control register, T1CON, to

- Enable the timer 1 operating (interval timer)
- Select the timer 1 input clock frequency
- Clear the timer 1 counter, T1CNT

T1CON is located, at address 48H, and is read/written addressable.

A reset clears T1CON to "00H". This sets timer 1 to disable interval timer mode, selects the T3OF. You can clear the timer 0 counter at any time during normal operation by writing a "1" to T1CON.3



Figure 14-1. Timer 1 Control Register (T1CON)



BLOCK DIAGRAM



Figure 14-2. Timer 1 Functional Block Diagram



	Timer 1 Counter High-Byte (T1CNTH) 4BH, R, Reset Value: 00H									
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB	
		Time	er 1 Co 4CH,	unter Lo R, Rese	ow-Byte	e (T1C) e: 00H	NTL)		1	
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB	

Figure 14-3. Timer 1 Counter Register (T1CNTH/L)

	Т	imer 1	Data H 49H, R/	igh-Byt /W, Res	e Regis set Valu	ter (T1 ie: FFH	DATAH	1)	
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
	T	imer 1	Data L 4AH, R/	ow-Byt /W, Res	e Regis set Valu	ter (T1 ıe: FF⊢	DATAL I)	1
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
									ı

Figure 14-4. Timer 1 Data Register (T1DATAH/L)



15 8-BIT TIMER 2

OVERVIEW

The 8-bit timer 2 is an 8-bit general-purpose timer/counter. Timer 2 has three operating modes, one of which you select using the appropriate T2CON setting:

- Interval timer mode (Toggle output at T2OUT pin)
- Capture input mode with a rising or falling edge trigger at the T2CAP pin
- PWM mode (T2PWM)

Timer 2 has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, or 64) with multiplexer
- External clock input pin (T2CLK)
- 8-bit counter (T2CNT), 8-bit comparator, and 8-bit reference data register (T2DATA)
- I/O pin for capture input (T2CAP) or PWM/Match output (T2PWM, T2OUT)
- Timer 2 overflow interrupt (IRQ0.4) and match/capture interrupt (IRQ0.3) generation
- Timer 2 control register, T2CON (50H, read/write)



FUNCTION DESCRIPTION

Timer 2 Interrupts (IRQ0.3 and IRQ0.4)

The timer 2 module can generate two interrupts: the timer 2 overflow interrupt (T2OVF), and the timer 2 match/ capture interrupt (T2INT). T2OVF is interrupt level IRQ0.4. T2INT also belongs to interrupt level IRQ0.3.

Interval Timer Function

In interval timer mode, a match signal is generated and T2OUT is toggled when the counter value is identical to the value written to the T2 reference data register, T2DATA. The match signal generates a timer 2 match interrupt (T2INT) and clears the counter.

If, for example, you write the value 10H to T2DATA and 0CH to T2CON, the counter will increment until it reaches 10H. At this point, the T2 interrupt request is generated, the counter value is reset, and counting resumes.

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T2PWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 2 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFH, and then continues incrementing from 00H.

Although timer 2 overflow interrupt is occurred, this interrupt is not typically used in PWM-type applications. Instead, the pulse at the T2PWM pin is held to Low level as long as the reference data value is less than or equal to (\leq) the counter value and then the pulse is held to High level for as long as the data value is greater than (>) the counter value. One pulse width is equal to $t_{CLK} \cdot 256$.

Capture Mode

In capture mode, a signal edge that is detected at the T2CAP pin opens a gate and loads the current counter value into the T2 data register. You can select rising or falling edges to trigger this operation.

Timer 2 also gives you capture input source: the signal edge at the T2CAP pin. You select the capture input by setting the value of the timer 2 capture input selection bit in the port 3 control register, P3CONL (2DH). When P3CONL.7-.6 is 00, the T2CAP input or normal input is selected. When P3CONL.7-.6 is set to 11, normal output is selected.

Both kinds of timer 2 interrupts can be used in capture mode: the timer 2 overflow interrupt is generated whenever a counter overflow occurs; the timer 2 match/capture interrupt is generated whenever the counter value is loaded into the T2 data register.

By reading the captured data value in T2DATA, and assuming a specific value for the timer 2 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T2CAP pin.



TIMER 2 CONTROL REGISTER (T2CON)

You use the timer 2 control register, T2CON, to

- Select the timer 2 operating mode (interval mode, capture mode, or PWM mode)
- Select the timer 2 input clock frequency
- Clear the timer 2 counter, T2CNT
- Enable the timer 2 counting operation

T2CON is located in at address 50H, and is read/written addressable.

A reset clears T2CON to '00H'. This sets timer 2 to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables timer 2 counting operation. You can clear the timer 2 counter at any time during normal operation by writing a "1" to T2CON.3 or the timer 2 counter is cleared by match signal.



Figure 15-1. Timer 2 Control Register (T2CON)



BLOCK DIAGRAM



Figure 15-2. Timer 2 Functional Block Diagram



16 8-BIT TIMER 3

OVERVIEW

The S3CK215/FK215 micro-controller has an 8-bit counter called timer 3. Timer 3, which can be used to generate the carrier frequency of a remote controller signal.

Timer 3 has two functions:

- As a normal interval timer, generating a timer 3 interrupt at programmed time intervals.
- To supply a clock source to the 16-bit timer/counter module, timer 1, for generating the timer 1 overflow interrupt.





Figure 16-1. Timer 3 Functional Block Diagram





Figure 16-2. Timer 3 Control Register (T3CON)



Figure 16-3. Timer 3 Data Registers (T3DATAH/L)


TIMER 3 PULSE WIDTH CALCULATIONS



To generate the above repeated waveform consisted of low period time, t_{LOW}, and high period time, t_{HIGH}.

When T3OF = 0, $t_{LOW} = (T3DATAL + 2) \times 1/fxx$, OH < T3DATAL < 100H, where fxx = The selected clock. $t_{HIGH} = (T3DATAH + 2) \times 1/fxx$, OH < T3DATAH < 100H, where fxx = The selected clock. When T3OF = 1, $t_{LOW} = (T3DATAH + 2) \times 1/fxx$, OH < T3DATAH < 100H, where fxx = The selected clock. $t_{HIGH} = (T3DATAL + 2) \times 1/fxx$, OH < T3DATAH < 100H, where fxx = The selected clock.

To make $t_{LOW} = 24$ us and $t_{HIGH} = 15$ us. fx = 4 MHz, fxx = 4 MHz/4 = 1 MHz

When T3OF = 0, $t_{LOW} = 24 \text{ us} = (T3DATAL + 2) /fx = (T3DATAL + 2) x 1us, T3DATAL = 22.$ $t_{HIGH} = 15 \text{ us} = (T3DATAH + 2) /fx = (T3DATAH + 2) x 1us, T3DATAH = 13.$ When T3OF = 1, $t_{HIGH} = 15 \text{ us} = (T3DATAL + 2) /fx = (T3DATAL + 2) x 1us, T3DATAL = 13.$ $t_{LOW} = 24 \text{ us} = (T3DATAH + 2) /fx = (T3DATAH + 2) x 1us, T3DATAH = 22.$





Figure 16-4. Timer 3 Output Flip-Flop Waveforms in Repeat Mode



PROGRAMMING TIP — To generate 38 kHz, 1/3duty signal through P3.0

This example sets Timer 3 to the repeat mode, sets the oscillation frequency as the Timer 3 clock source, and T3DATAH and T3DATAL to make a 38 kHz,1/3 Duty carrier frequency. The program parameters are:



- Timer 3 is used in repeat mode
- Oscillation frequency is 4 MHz (0.25 μs)
- T3DATAH = 8.795 μs/0.25 μs = 35.18, T3DATAL = 17.59 μs/0.25 μs = 70.36
- Set P3.0 to T3PWM mode.

ORG DI	0100H	;	Reset address
•			
•			
LD LD LD	T3DATAL,#(70-2) T3DATAH,#(35-2) T3CON,#00000110B	- - - - - - - - - - - - - - - - - - -	Set 17.5 μ s Set 8.75 μ s Clock Source \leftarrow fxx Select repeat mode for Timer 3. Start Timer 3 operation. Set Timer 3 Output flip-flop (T3OF) low.
LD •	P3CONL,#02H	, , ,	Set P3.0 to T3PWM mode. This command generates 38 kHz, 1/3 duty pulse signal through P3.0.
	ORG DI • LD LD LD	ORG 0100H DI • • LD T3DATAL,#(70-2) LD T3DATAH,#(35-2) LD T3CON,#00000110B LD P3CONL,#02H •	ORG 0100H ; DI ; LD T3DATAL,#(70-2) ; LD T3DATAH,#(35-2) ; LD T3CON,#00000110B ; LD P3CONL,#02H ;

•



PROGRAMMING TIP — To generate a one pulse signal through P3.0

This example sets Timer 3 to the one shot mode, sets the oscillation frequency as the Timer 3 clock source, and T3DATAH and T3DATAL to make a 40 μ s width pulse. The program parameters are:

		4	4	0 μs
 Timer 3 Oscillati T3DATA Set P3.0 	is used in one on frequency λΗ = 40 μs / 0 0 to T3PWM r	e shot mode is 4 MHz (1 clock = 0.25 μs .25 μs = 160, T3DATAL = 1 node	s) I	
START	ORG DI •	0100H	;	Reset address
	LD LD LD	T3DATAH,# (160-2) T3DATAL,# 1 T3CON,#00000001B	;	Set 40 μ s Set any value except 00H Clock Source \leftarrow fxx Select one shot mode for Timer 3. Stop Timer 3 operation. Set Timer 3 output flip-flop (T3OF) high
	LD •	P3CONL, #02H	;	Set P3.0 to T3PWM mode.
Pulse_out:	LD •	T3CON,#00000101B	;	Start Timer 3 operation to make the pulse at this point. After the instruction is executed, 0.75 μ s is required before the falling edge of the pulse starts.



NOTES



17 SERIAL I/O INTERFACE

OVERVIEW

The SIO module can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

Programming Procedure

To program the SIO modules, follow these basic steps:

- 1. Configure the I/O pins at port (SO, SCK, SI) by loading the appropriate value to the P1CONH register, if necessary.
- 2. Load an 8-bit value to the SIOCON register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to "1" to enable the data shifter.
- 3. When you transmit data to the serial buffer, write data to SIODATA and set SIOCON.3 to 1, the shift operation starts.



SIO CONTROL REGISTER (SIOCON)



Figure 17-1. Serial I/O Module Control Registers (SIOCON)

SIO PRE-SCALER REGISTER (SIOPS)

The value stored in the SIO pre-scaler registers, SIOPS, lets you determine the SIO clock rate (baud rate) as follows:

Baud rate = Input clock(fxx/4)/(Pre-scaler value + 1), or, SCK input clock

where fxx is a selected clock.



Figure 17-2. SIO Pre-scaler Register (SIOPS)



BLOCK DIAGRAM



Figure 17-3. SIO Function Block Diagram



SERIAL I/O TIMING DIAGRAM



Figure 17-4. Serial I/O Timing in Transmit/Receive Mode(Tx at falling, SIOCON.4=0)



Figure 17-5. Serial I/O Timing in Transmit/Receive Mode(Tx at rising, SIOCON.4=1)



18 BATTERY LEVEL DETECTOR

OVERVIEW

The S3CK215/FK215 micro-controller has a built-in BLD (Battery Level Detector) circuit which allows detection of power voltage drop or external input level through software. Turning the BLD operation on and off can be controlled by software. Because the IC consumes a large amount of current during BLD operation. It is recommended that the BL_D operation should be kept OFF unless it is necessary. Also the BLD criteria voltage can be set by the software. The criteria voltage can be set by matching to one of the 3 kinds of voltage below that can be used.

2.4 V, 3.0 V or 4.0 V (internal V_{IN}), or external input level (external V_{IN})

The BLD block works only when $B_{LDCON.2}$ is set. If V_{DD} level is lower than the reference voltage selected with BLDCON.1–.0, BLDCON.3 will be set. If V_{DD} level is higher, BLDCON.3 will be cleared. When users need to minimize current consumption, do not operate the BLD block.



Figure 18-1. Block Diagram for Battery Level Detect



BATTERY LEVEL DETECTOR CONTROL REGISTER (BLDCON)

The bit 2 of BLDCON controls to run or disable the operation of battery level detect. Basically this V_{BLD} is set as invalid by system reset and it can be changed in 3 kinds voltages by selecting Battery Level Detect Control register (BLDCON). When you write 2 bit data value to BLDCON, an established resistor string is selected and the V_{BLD} is fixed in accordance with this resistor. Table 18-1 shows specific V_{BLD} of 3 levels.



Figure 18-2. Battery Level Detect Circuit and Control Register

VLDCON .10	V _{VLD}
0 0	Not available
0 1	2.4 V
1 0	3.0 V
1 1	4.0 V

Table 18-1. BLDCON Value and Detection Level



19 LCD CONTROLLER/DRIVER

OVERVIEW

The S3CK215/FK215 can directly drive an up-to 120-dots LCD panel. The LCD module has the following components:

- LCD controller/driver
- Display RAM (80H–8EH of Page 4) for storing display data
- 30 segment output pins (SEG0-SEG29)
- 4 common output pins (COM0–COM3)
- Three LCD operating power supply pins (V_{LC0}–V_{LC2})
- LCD bias by voltage booster or resistors

Bit settings in the LCD mode register, LMOD, determine the LCD frame frequency, duty, and bias.

The LCD control register LCON turns the LCD display on and off, select bias type, and the segment pins used for display output. LCD data stored in the display RAM locations are transferred to the segment signal pins automatically without program control.



Figure 19-1. LCD Function Diagram



LCD CIRCUIT DIAGRAM



Figure 19-2. LCD Circuit Diagram



LCD RAM ADDRESS AREA

RAM addresses 80H–8EH of page 4 are used as LCD data memory. When the bit value of a display segment is "1", the LCD display is turned on; when the bit value is "0", the display is turned off.

Display RAM data are sent out through segment pins SEG0–SEG29 using a direct memory access (DMA) method that is synchronized with the f_{LCD} signal. RAM addresses in this location that are not used for LCD display can be allocated to general-purpose use.

80H BIT.3 BIT.2 BIT.1 BIT.0 - SEG0 BIT.7 BIT.6 BIT.5 BIT.4 - SEG1 SEG1 88H BIT.3 BIT.2 BIT.1 BIT.0 - SEG16 BIT.7 BIT.6 BIT.5 BIT.4 - SEG17 89H BIT.3 BIT.2 BIT.1 BIT.0 - SEG18 BIT.7 BIT.6 BIT.5 BIT.4 - SEG19 8AH BIT.3 BIT.2 BIT.1 BIT.0 - SEG20 BIT.7 BIT.6 BIT.5 BIT.4 - SEG21 8BH BIT.3 BIT.2 BIT.1 BIT.0 - SEG22 BIT.7 BIT.6 BIT.5 BIT.4 - SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 - SEG25 8DH BIT.3 BIT.2 BI						_
BIT.7 BIT.6 BIT.5 BIT.4 -•• SEG1 88H BIT.3 BIT.2 BIT.1 BIT.0 -• SEG16 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG17 89H BIT.7 BIT.6 BIT.5 BIT.4 -• SEG17 89H BIT.7 BIT.6 BIT.5 BIT.4 -• SEG19 8AH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG20 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG21 BAH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG22 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG21 BBH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG23 BCH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 BCH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 BCH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG25 BDH BIT.3 BIT.2 <td>80H</td> <td>BIT.3</td> <td>BIT.2</td> <td>BIT.1</td> <td>BIT.0</td> <td> SEG0</td>	80H	BIT.3	BIT.2	BIT.1	BIT.0	SEG0
88H BIT.3 BIT.2 BIT.1 BIT.0 -0 SEG16 BIT.7 BIT.6 BIT.5 BIT.4 -0 SEG17 89H BIT.3 BIT.2 BIT.1 BIT.0 -0 SEG18 BIT.7 BIT.6 BIT.5 BIT.4 -0 SEG19 8AH BIT.7 BIT.6 BIT.5 BIT.4 -0 SEG20 BIT.7 BIT.6 BIT.5 BIT.4 -0 SEG20 BIT.7 BIT.6 BIT.5 BIT.4 -0 SEG21 8BH BIT.3 BIT.2 BIT.1 BIT.0 -0 SEG22 BIT.7 BIT.6 BIT.5 BIT.4 -0 SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 -0 SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 -0 SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -0 SEG26 BIT.7 BIT.6 BIT.5		BIT.7	BIT.6	BIT.5	BIT.4	O SEG1
88H BIT.3 BIT.2 BIT.1 BIT.0 -• SEG16 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG17 89H BIT.3 BIT.2 BIT.1 BIT.0 -• SEG18 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG17 89H BIT.3 BIT.2 BIT.1 BIT.0 -• SEG18 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG19 8AH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG20 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG21 8BH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG22 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG27 8EH BIT.3 BIT.2 BIT.1						
BIT.7 BIT.6 BIT.5 BIT.4 -• SEG17 89H BIT.3 BIT.2 BIT.1 BIT.0 -• SEG18 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG19 8AH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG19 8AH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG20 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG21 8BH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG21 8BH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 8CH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 8EH BIT.3 BIT.2 </td <td>88H</td> <td>BIT.3</td> <td>BIT.2</td> <td>BIT.1</td> <td>BIT.0</td> <td></td>	88H	BIT.3	BIT.2	BIT.1	BIT.0	
89H BIT.3 BIT.2 BIT.1 BIT.0 → SEG18 BIT.7 BIT.6 BIT.5 BIT.4 → SEG19 8AH BIT.3 BIT.2 BIT.1 BIT.0 → SEG20 BIT.7 BIT.6 BIT.5 BIT.4 → SEG20 BIT.7 BIT.6 BIT.5 BIT.4 → SEG20 BIT.7 BIT.6 BIT.5 BIT.4 → SEG21 8BH BIT.3 BIT.2 BIT.1 BIT.0 → SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 → SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 → SEG23 8CH BIT.7 BIT.6 BIT.5 BIT.4 → SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 → SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 → SEG27 8EH BIT.7 BIT.6 BIT.5 BIT.4 → SEG27 8EH BIT.7 BIT.6 BIT.5 BIT.4 → SEG29 BIT.7 BIT.6 BIT.5 <		BIT.7	BIT.6	BIT.5	BIT.4	
BIT.7 BIT.6 BIT.5 BIT.4 •• SEG19 8AH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG20 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG20 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG20 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG21 8BH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG23 8CH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG29 A A A • <t< td=""><td>89H</td><td>BIT.3</td><td>BIT.2</td><td>BIT.1</td><td>BIT.0</td><td></td></t<>	89H	BIT.3	BIT.2	BIT.1	BIT.0	
8AH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG20 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG21 8BH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG22 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG22 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG27 8EH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG29 Image: Additional state of the state of		BIT.7	BIT.6	BIT.5	BIT.4	
BIT.7 BIT.6 BIT.5 BIT.4 •• SEG21 8BH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG22 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG23 8DH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG26 8EH BIT.7 BIT.6 BIT.5 BIT.4 •• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 •• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 •• SEG29 • • • • • • BIT.7 BIT.6 BIT.5 BIT.4 •• SEG29 • • • • • •	8AH	BIT.3	BIT.2	BIT.1	BIT.0	
8BH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG22 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG24 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG24 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG26 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 8EH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG29 Image: Second		BIT.7	BIT.6	BIT.5	BIT.4	
BIT.7 BIT.6 BIT.5 BIT.4 -• SEG23 8CH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG24 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG25 8DH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG25 8EH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG27 8EH BIT.7 BIT.6 BIT.5 BIT.4 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG29 Image: the state of the state	8BH	BIT.3	BIT.2	BIT.1	BIT.0	
8CH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG24 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG26 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG26 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG29 Image: the standard st		BIT.7	BIT.6	BIT.5	BIT.4	
BIT.7 BIT.6 BIT.5 BIT.4 -• SEG25 8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG26 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG27 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 BIT.7 BIT.6 BIT.5 BIT.0 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG29 Image: the state of th	8CH	BIT.3	BIT.2	BIT.1	BIT.0	
8DH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG26 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.0 -• SEG28 BIT.7 BIT.6 BIT.5 BIT.4 -• SEG29 Image: the state of the state		BIT.7	BIT.6	BIT.5	BIT.4	
BIT.7 BIT.6 BIT.5 BIT.4 O SEG27 8EH BIT.3 BIT.2 BIT.1 BIT.0 O SEG28 BIT.7 BIT.6 BIT.5 BIT.4 O SEG29	8DH	BIT.3	BIT.2	BIT.1	BIT.0	SEG26
8EH BIT.3 BIT.2 BIT.1 BIT.0 \circ SEG28 BIT.7 BIT.6 BIT.5 BIT.4 \circ SEG29		BIT.7	BIT.6	BIT.5	BIT.4	
BIT.7 BIT.6 BIT.5 BIT.4 SEG29	8EH	BIT.3	BIT.2	BIT.1	BIT.0	
$\uparrow \uparrow \uparrow$		BIT.7	BIT.6	BIT.5	BIT.4	
		1	1	1	1	
COM3 COM2 COM1 COM0		СОМЗ	COM2	COM1	COM0	

Figure 19-3. LCD Display Data RAM Organization



LCD CONTROL REGISTER (LCON, 60H)

Table 19-1. LCD Control Register (LCON) Organization

LCON Bit	Setting	Description
LCON.7	0	P5.4-P5.5 are selected as I/O.
	1	SEG28-SEG29 are selected as LCD segments.
LCON.6	0	P5.0-P5.3 are selected as I/O.
	1	SEG24-SEG27 are selected as LCD segments.
LCON.5	0	P4.4-P4.7are selected as I/O.
	1	SEG20-SEG23 are selected as LCD segments.
LCON.4	0	P4.0-P4.3 is selected as I/O.
	1	SEG16-SEG19 are selected as LCD segments.
LCON.3	0	Always logic zero.
LCON.2	0	Capacitance bias
	1	Resistor bias
LCON.1	0	Stop voltage booster (clock stop and cut off current charge path)
	1	Run voltage booster (clock run and turn on current charge path)
LCON.0	0	LCD output low; turn display off Cut off voltage booster (Booster clock disable).
	1	COM and SEG output is in display mode; turn display on.

Table 19-2. Relationship of LCON.0 and LMOD.3 Bit Settings

LCON.0	LMOD.3	COM0–COM3	SEG0–SEG29
0	х	Output low; LCD display off	Output low; LCD display off
1	0	Output low; LCD display off	Output low; LCD display off
	1	COM output corresponds to display mode	SEG output corresponds to display mode

NOTE: "x" means don't care.



LCD Mode Register (LMOD)

The LCD mode control register LMOD is mapped to RAM addresses 61H.

LMOD controls these LCD functions:

- Duty and bias selection (LMOD.3–LMOD.0)
- LCDCK clock frequency selection (LMOD.5–LMOD.4)

The LCD clock signal, LCDCK, determines the frequency of COM signal scanning of each segment output. This is also referred to as the 'frame frequency'. RESET clears the LMOD register values to logic zero. This produces the following LCD control settings:

- Display is turned off
- LCDCK frequency is 64 Hz

The LCD display can continue to operate during idle and stop modes if a sub clock is running and watch timer is enabled.

LCDCK Frequency (f _{LCD})	Static	1/2 Duty	1/3 Duty	1/4 Duty
64 Hz	64	32	21	16
128 Hz	128	64	43	32
256 Hz	256	128	85	64
512 Hz	512	256	171	128

Table 19-3. LCD Clock Signal (LCDCK) Frame Frequency

NOTE: Because the clock source of LCDCK is from Watch Timer module, Watch Timer must be enabled for LCD display.



LMOD.7	Always logic zero.
LMOD.6	Always logic zero.

LMOD.5	LMOD.4	LCD Clock (LCDCK) Frequency
0	0	$f_{LCD} = 64 \text{ Hz}$
0	1	$f_{LCD} = 128 \text{ Hz}$
1	0	$f_{LCD} = 256 \text{ Hz}$
1	1	$f_{LCD} = 512 \text{ Hz}$

LMOD.3	LMOD.2	LMOD.1	LMOD.0	Duty and Bias Selection for LCD Display	
0	х	х	х	LCD display off (COM and SEG output Low)	
1	0	0	0	1/4 duty, 1/3 bias	
1	0	0	1	1/3 duty, 1/3 bias	
1	0	1	1	1/3 duty, 1/2 bias	
1	0	1	0	1/2 duty, 1/2 bias	
1	1	х	х	Static	

NOTE: "x" means don't care.

Table 19-5. Maximum Numbe	er of Display	Digits per	Duty Cycle
---------------------------	---------------	------------	-------------------

LCD Duty	LCD Bias	COM Output Pins	Maximum Seg Display
Static	Static	COM0	32
1/2	1/2	COM0–COM1	32 × 2
1/3	1/2	COM0–COM2	32×3
1/3	1/3	COM0–COM2	32×3
1/4	1/3	COM0–COM3	32×4



LCD VOLTAGE DRIVING METHOD

By Voltage Booster

To run the voltage booster

- Enable the watch timer for f_{booster}
- Set LCON.2 to "0" and LCON.1 to "1" to enable the voltage booster
- 0.1 μF (CAB, C0, C1, C2) capacitance is recommended

By Voltage Dividing Resistors

To make Voltage Dividing Resistors

- Enable the watch timer for f_{LCD}
- Set LCON.2 to "1" and LCON.1 to "0" to disable the voltage booster



Figure 19-4. LCD Bias Circuit Diagram





Figure 19-5. Voltage Dividing Resistor Circuit Diagram



Figure 19-6. Voltage Booster Block Diagram





Figure 19-7. Capacitance Bias Circuit Diagram



LCD COM/SEG SIGNALS

The 32 LCD segment signal pins are connected to corresponding display RAM locations at 80H–8EH of page 4. Bits 0-3 (and 4-7) of the display RAM are synchronized with the common signal output pins COM0, COM1, COM2, and COM3.

When the bit value of a display RAM location is "1", a select signal is sent to the corresponding segment pin. When the display bit is "0", a 'no-select' signal is sent to the corresponding segment pin. Each bias has select and no-select signals.



Figure 19-8. Select/No-Select Bias Signals in Static Display Mode





Figure 19-9. Select/No-Select Bias Signals in 1/2 Duty, 1/2 Bias Display Mode



Figure 19-10. Select/No-Select Bias Signals in 1/3 Duty, 1/3 Bias Display Mode







Figure 19-11. LCD Signal and Wave Forms Example in 1/2 Duty, 1/2 Bias Display Mode





Figure 19-12. LCD Signals and Wave Forms Example in 1/3 Duty, 1/3 Bias Display Mode





Figure 19-13. LCD Signals and Wave Forms Example in 1/4 Duty, 1/3 Bias Display Mode



20 10-BIT ANALOG-TO-DIGITAL CONVERTER

OVERVIEW

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the four input channels to equivalent 10-bit digital values. The analog input level must lie between the AV_{REF} and AV_{SS} values. The A/D converter has the following components:

- Analog comparator with successive approximation logic
- D/A converter logic (resistor string type)
- ADC control register (ADCON)
- Eight multiplexed analog data input pins (AD0-AD7)
- 10-bit A/D conversion data output register (ADDATAH/ADDATAL)
- 8-bit digital input port (Alternately, I/O port)

FUNCTION DESCRIPTION

To initiate an analog-to-digital conversion procedure, at first you must set with alternative function for ADC input enable at port 2, the pin set with alternative function can be used for ADC analog input. And you write the channel selection data in the A/D converter control register ADCON.4-.6 to select one of the eight analog input pins (AD0–AD7) and set the conversion start or enable bit, ADCON.0. The read-write ADCON register is located in address 5CH. The pins witch are not used for ADC can be used for normal I/O.

During a normal conversion, ADC logic initially sets the successive approximation register to 800H (the approximate half-way point of an 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10-bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the channel selection bit value (ADCON.6–4) in the ADCON register. To start the A/D conversion, you should set the enable bit, ADCON.0. When a conversion is completed, ADCON.3, the end-of-conversion(EOC) bit is automatically set to 1 and the result is dumped into the ADDATAH/ADDATAL register where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATAH/ADDATAL before another conversion starts. Otherwise, the previous result will be overwritten by the next conversion result.

NOTE

Because the A/D converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the AD0-AD7 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to noise, will invalidate the result. If the chip enters to STOP or IDLE mode in conversion process, there will be a leakage current path in A/D block. You must use STOP or IDLE mode after ADC operation is finished.



CONVERSION TIMING

The A/D conversion process requires 4 steps (4 clock edges) to convert each bit and 10 clocks to set-up A/D conversion. Therefore, total of 50 clocks are required to complete an 10-bit conversion: When fxx/8 is selected for conversion clock with an 4.5 MHz fxx clock frequency, one clock cycle is 1.78 us. Each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

4 clocks/bit \times 10-bit + set-up time = 50 clocks, 50 clock \times 1.78 us = 89 us at 0.56 MHz (4.5 MHz/8)

Note that A/D converter needs at least $25\mu s$ for conversion time.

A/D CONVERTER CONTROL REGISTER (ADCON)

The A/D converter control register, ADCON, is located at address 5CH. It has three functions:

- Analog input pin selection (bits 4–6)
- End-of-conversion status detection (bit 3)
- ADC clock selection (bits 2 and 1)
- A/D operation start or enable (bit 0)

After a reset, the start bit is turned off. You can select only one analog input channel at a time. Other analog input pins (AD0–AD7) can be selected dynamically by manipulating the ADCON.4–.6 bits. And the pins not used for analog input can be used for normal I/O function.



Figure 20-1. A/D Converter Control Register (ADCON)



Conversion Data Register ADDATAH/ADDATAL 5DH/5EH, Read Only										
MSB	.9	.8	.7	.6	.5	.4	.3	.2	LSB	(ADDATAH)
MSB	.1	.0	_	_	_	_	_	_	LSB	(ADDATAL)

Figure 20-2. A/D Converter Data Register (ADDATAH/ADDATAL)

INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC function block, the analog input voltage level is compared to the reference voltage. The analog input level must remain within the range AV_{SS} to AV_{REF} .

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first conversion bit is always $1/2 \text{ AV}_{\text{RFF}}$.

BLOCK DIAGRAM



Figure 20-3. A/D Converter Functional Block Diagram





Figure 20-4. Recommended A/D Converter Circuit for Highest Absolute Accuracy



21 D/A CONVERTER

OVERVIEW

The 9-bit D/A Converter (DAC) module uses successive approximation logic to convert 9-bit digital values to equivalent analog levels between $V_{DD} (1 - \frac{1}{512})$ and V_{SS} .

This D/A Converter consists of R–2R array structure. The D/A Converter has the following components:

- R-2R array structure
- Digital-to-analog converter control register (DACON)
- Digital-to-analog converter data register (DADATAH/DADATAL)
- Digital-to-analog converter output pin (DAO)

FUNCTION DESCRIPTION

To initiate a digital-to-analog conversion procedure, you should set the digital-to-analog converter enable bit (DACON.0).

The DACON register is located at the RAM address 74H. You should write the digital value calculated to digitalto-analog converter data register (DADATAH/DADATAL).

NOTE

If the chip enters to power-down mode, STOP or IDLE, in conversion process, there will be current path in D/A Converter block. So. It is necessary to cut off the current path before the instruction execution enters power-down mode.





Figure 21-1. DAC Circuit Diagram



Figure 21-2. Digital to Analog Converter Control Register (DACON)



D/A CONVERTER DATA REGISTER (DADATAH/DADATAL)

The DAC DATA register, DADATAH/DADATAL is located at the RAM address, 75H–76H. DADATAH/DADATAL specifies the digital data to generate analog voltage. A RESET initializes the DADATAH/DADATAL value to "00H". The D/A converter output value, V_{DAO}, is calculated by the following formula.

$$V_{DAO} = V_{DD} \times \frac{n}{512}$$
 (n = 0–511, DADATAH/DADATAL value)

DADATAH.7	DADATAH.6	DADATAH.5	DADATAH.4	DADATAH.3	DADATAH.2	DADATAH.1	DADATAH.0	DADATAL.7	V _{DAO}
0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	$V_{DD}/2^1$
0	1	0	0	0	0	0	0	0	$V_{DD}/2^2$
0	0	1	0	0	0	0	0	0	$V_{DD}/2^3$
0	0	0	1	0	0	0	0	0	$V_{DD}/2^4$
0	0	0	0	1	0	0	0	0	$V_{DD}/2^5$
0	0	0	0	0	1	0	0	0	V _{DD} /2 ⁶
0	0	0	0	0	0	1	0	0	$V_{DD}/2^7$
0	0	0	0	0	0	0	1	0	V _{DD} /2 ⁸
0	0	0	0	0	0	0	0	1	V _{DD} /2 ⁹

Table 21-1. DADATA Setting to Generate Analog Voltage

NOTE: These are the values determined by setting just one-bit of DADATA.0–DADATA.8. Other values of DAO can be obtained with superimposition.



Figure 21-3. D/A Converter Data Register (DADATAH/DADATAL)



NOTES



22 MULTIPLICATION

OVERVIEW

The multiplier of the S3CK215/FK215 is a 8-bit by 8-bit multiplication, performed in two cycles, and selected for signed by signed or unsigned by unsigned multiplication by MULCON.0.

This multiplier consists of the following components:

- Multiplier input registers (MXINP, MYINP)
- Multiplication result register (MRH, MRL)
- 8 × 8 multiplier (signed by signed or unsigned by unsigned)

MULTIPLIER CONTROL REGISTER (MULCON)



Figure 22-1. Multiplier Control Register (MULCON)





Figure 22-2. Multiplier Functional Block Diagram

PROGRAMMING TIP — Using the Multiplier

LD LD LD LD LD LD NOP	R0, #01H MULCON, R0 R0, #32H R1, #0CEH MXINP, R0 MYINP, R1	;	Multiply automatically after loading MXINP, MYINP
LD	R2, MRH	;	The multiplication is finished after 2 cycles
LD	R3, MRL		MRH/MRL = 28H/3CH



23 OPERATIONAL AMPLIFIER

OVERVIEW

There are two OP AMPs in the S3CK215/FK215. One is for filtering out the noise from input signals, the other is for amplifying input signals. These amplifiers can be used for another purpose.

The amplifiers consists of the following components:

- FIL amplifier (FILIN, FILOUT)
- MIC amplifier (MICIN, MICOUT)
- OP AMP control register (OPCON)
- Vref generator

OP AMP CONTROL REGISTER (OPCON)



Figure 23-1. OP AMP Control Register (OPCON)




Figure 23-2. OP AMP Block Diagram



24 ELECTRICAL DATA

Table 24-1. Absolute Maximum Ratings

 $(T_A = 25 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{DD}	-	-0.3 to +6.5	V
Input voltage	VI	-	-0.3 to V _{DD} + 0.3	V
Output voltage	V _O	-	-0.3 to V _{DD} + 0.3	V
Output current high	I _{ОН}	One I/O pin active	-18	mA
		All I/O pins active	-60	
Output current low	I _{OL}	One I/O pin active	+ 30	mA
		Total pin current for port	+ 100	
Operating temperature	Τ _Α	-	-25 to +85	°C
Storage temperature	T _{STG}	_	-65 to +150	°C

Table 24-2. D.C. Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating voltage	V _{DD}	fx = 8 MHz	3.0	-	5.5	V
		fx = 4 MHz	2.4	-	5.5	
		fx = 2 MHz	2.0	Ι	5.5	
Input high voltage	V _{IH1}	All input pins except V _{IH2}	0.8V _{DD}	-	V _{DD}	V
	V _{IH2}	X _{IN} , XT _{IN}	V _{DD} _0.1			
Input low voltage	V _{IL1}	All input pins except V _{IL2}	-	_	0.2V _{DD}	V
	V _{IL2}	X _{IN} , XT _{IN}			0.1	
Output high voltage	V _{OH}	$V_{DD} = 4.5 V$ to 5.5 V; $I_{OH} = -1 mA$, all output pins	V _{DD} -1.0	_	-	V
Output low voltage	V _{OL}	$V_{DD} = 4.5 V$ to 5.5 V; $I_{OL} = 10 \text{ mA}$, all output pins	-	-	2.0	





Table 24-2. D.C. Electrical Characteristics (Continued)

(T_A = -25 °C to + 85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input high leakage current	I _{LIH1}	V _{IN} = V _{DD} All input pins except I _{LIH2}	_	_	3	uA
	I _{LIH2}	$V_{IN} = V_{DD}$; X_{IN} , XT_{IN}	-	_	20	
Input low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except I _{LIL2}	-	_	-3	
	I _{LIL2}	$V_{IN} = 0 V; X_{IN}, XT_{IN}, RESET$			-20	
Output high leakage current	I _{LOH}	V _{OUT} = V _{DD} All I/O pins and output pins	-	-	3	
Output low leakage current	I _{LOL}	V _{OUT} = 0 V All I/O pins and output pins	_	_	-3	
Oscillator feedback resistors	R _{OSC1}	$V_{DD} = 5.0 \text{ V}, \text{ T}_{A} = 25 ^{\circ}\text{C}$ $X_{IN} = \text{VDD}, X_{OUT} = 0 \text{ V}$	400	750	1200	kΩ
	R _{OSC2}	V _{DD} = 5.0 V, T _A = 25 °C XT _{IN} = VDD, XT _{OUT} = 0 V	1500	3000	4500	
Pull-up resistor	R _{L1}	$V_{IN} = 0 V; V_{DD} = 5 V \pm 10\%$ Port 0,1,2,3,4,5, $T_A = 25 \degree C$	25	50	100	
	R _{L2}	$V_{IN} = 0 V; V_{DD} = 3 V \pm 10\%$ T _A = 25 °C, RESET only	110	210	310	
LCD voltage dividing resistor	R _{LCD}	T _A = 25 °C	50	90	140	
VLC2 output voltage (resistor bias)	V _{LC2}	$T_A = 25 \degree C$ $V_{LCD} = 2.5 V to 5.5 V$	12/17V _{DD} -0.2V	12/17V _{DD}	12/17V _{DD} +0.2V	V
VLC1 output voltage (resistor bias)	V _{LC1}		8/17V _{DD} -0.2V	8/17V _{DD}	8/17V _{DD} +0.2V	
VLC0 output voltage (resistor bias)	V _{LC0}		4/17V _{DD} -0.2V	4/17V _{DD}	4/17V _{DD} +0.2V	
V _{LC0} out voltage (booster run mode)	V _{LC0}	$T_A = 25 \ ^{\circ}C, 1/3 \text{ bias}$	0.9	1.0	1.1	V
		$T_A = 25 \degree C$, 1/2 bias	1.4	1.5	1.7	
V _{LC1} out voltage (booster run mode)	V _{LC1}	$T_A = 25$ °C, 1/2 and 1/3 bias	2V _{LC0} -0.1	-	2V _{LC0} +0.1	
V _{LC2} out voltage (booster run mode)	V _{LC2}	$T_A = 25$ °C, 1/3 bias	3V _{LC0} -0.1	_	3V _{LC0} +0.1	



Table 24-2	DC	Electrical	Characteristics	(Concluded)
	D.U.		onaracteristics	(Conciducu)

$(T_A =$	- 25	°C to +	85 °C,	$V_{DD} =$	1.8 V	to 3.6 V)
----------	------	---------	--------	------------	-------	-----------

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
COM output voltage deviation	V _{DC}	$V_{DD} = V_{LC2} = 3V$ (VLCD–COMi) $I_{O} = \pm 15\mu A$, (I = 0–3)	_	± 60	± 120	mV
SEG output voltage deviation	V _{DS}	$V_{DD} = V_{LC2} = 3V$ (VLCD–SEGi) $I_O = \pm 15\mu A$, (I = 0–29)	_	± 60	± 120	
Supply current ⁽¹⁾	I _{DD1} ⁽²⁾	V _{DD} = 5 V ± 10% 8 MHz crystal oscillator	-	5.5	10	mA
		2 MHz crystal oscillator		1.9	3	
		V _{DD} = 3 V ± 10% 8 MHz crystal oscillator		3.4	5	
		2 MHz crystal oscillator		1.2	2.0	
	I _{DD2}	Idle mode: V _{DD} = 5 V ± 10% 8 MHz crystal oscillator	_	1.0	2.0	mA
		2 MHz crystal oscillator		0.6	1.2	
		Idle mode: V _{DD} = 3 V ± 10% 8 MHz crystal oscillator		0.5	1.0	
		2 MHz crystal oscillator		0.3	0.6	
	I _{DD3}	Sub operating mode: main-osc stop $V_{DD} = 3 V \pm 10 \%$ 32768 Hz crystal oscillator	_	22	40	uA
	I _{DD4}	Sub-idle mode; main-osc stop $V_{DD} = 3 V \pm 10 \%$ 32768 Hz crystal oscillator	_	5	15	
	I _{DD5}	Main stop mode; Sub-osc stop. V _{DD} = 5 V \pm 10 %, T _A = 25 °C	_	1	2]
		V_{DD} = 3 V ± 10 %, T _A = 25 °C		0.5	2	

NOTES:

Supply current does not include current drawn through internal pull-up resistors or external output current loads.
 I_{DD1} and I_{DD2} includes a power consumption of sub oscillator.

- 3. I_{DD3} and I_{DD4} are the current when the main clock oscillation stop and the sub clock is used. And does not include the LCD and voltage booster and voltage level detector. ${\rm I}_{\rm DD5}$ is the current when the main and sub clock oscillation stop.
- 4.



(T _A = – 25 °C to + 85 °C, V _{DD} = 2.0 V to 5.4	5 V)
----------------------------------------------------------------------	------

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Interrupt input high, low width	t _{INTH} , t _{INTL}	P0.0–P0.3 V _{DD} = 5 V	-	200	-	ns
RESET input low width	t _{RSL}	$V_{DD} = 5 V \pm 10 \%$	10	_	_	μs



Figure 24-1. Input Timing for External Interrupts (Port 0)



Figure 24-2. Input Timing for RESET



Table 24-4. Input/Output Capacitance

 $(T_A = -25 \ ^{\circ}C \ to + 85 \ ^{\circ}C, \ V_{DD} = 0 \ V)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are returned to V_{SS} .	_	_	10	pF
Output capacitance	C _{OUT}					
I/O capacitance	C _{IO}					

Table 24-5. Data Retention Supply Voltage in Stop Mode

 $(T_A = -25 \ ^{\circ}C \ to + 85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	V _{DDDR}	-	2	-	5.5	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 2 V	_	_	2	uA



Figure 24-3. Stop Mode Release Timing When Initiated by a RESET





Figure 24-4. Stop Mode Release Timing Initiated by Interrupts



Table 24-6. A/D Converter Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Resolution			_	10	_	bit
Total accuracy		VDD = 5.12 V	-	Ι	±3	LSB
Integral linearity error	ILE	AVREF = 5.12 V		-	±2	
Differential linearity error	DLE	AVSS = 0 V		-	±2	
Offset error of top	EOT	fxx = 8MHz		±1	±3	
Offset error of bottom	EOB			±0.5	±2	
Conversion time ⁽¹⁾	T _{CON}	10-bit resolution $50 \times fxx/4$, $fxx = 8MHz$	25	_	-	μs
Analog input voltage	V _{IAN}	-	AV _{SS}	-	AV _{REF}	V
Analog input impedance	R _{AN}	_	2	_	-	Ω
Analog reference voltage	AV _{REF}	_	2.5	_	V _{DD}	V
Analog ground	AV _{SS}	-	V _{SS}	_	V _{SS} +0.3	
Analog input current	I _{ADIN}	$AV_{REF} = V_{DD} = 5 V$	-	-	10	μΑ
Analog block current ⁽²⁾	I _{ADC}	$AV_{REF} = V_{DD} = 5 V$	-	1	3	mA
		$AV_{REF} = V_{DD} = 3 V$		0.5	1.5	
		$AV_{REF} = V_{DD} = 5 V$ When power down mode		100	500	nA

(T_A = -25 °C to 85 °C, V_{DD} = 2.7 V to 5.5 V, V_{SS} = 0 V)

NOTES:

1. 'Conversion time' is the period between start and end of conversion operation.

2. I_{ADC} is an operating current during A/D conversion.

Table 24-7. D/A Converter Electrical Characteristics

(T_A = -25 °C to 85 °C, V_{DD} = 2.7 V to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Resolution	-	V _{DD} = 5.12 V	_	-	9	bits
Absolute accuracy	-		-5	-	5	LSB
Differential linearity error	DLE		-2	Ι	2	LSB
Setup time	t _{SU}		-	-	5	μs
Output resistance	R _O		20	30	40	KΩ



Table 24-8. Voltage Booster Electrical Characteristics

(T _A	= 25 °C,	$V_{DD} =$	= 2.0 V	′ to 5.5 '	V, V _{SS}	= 0 V)
· A					00	

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating voltage	V_{DD}		2.0	Ι	5.5	V
Regulated voltage	V_{LC0}	$I_{LC0} = 5 \ \mu A \ (1/3 \ bias)$	0.9	1.0	1.1	
Booster voltage	V _{LC1}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC1}	2V _{LC0} - 0.1	_	2V _{LC0} + 0.1	
	V_{LC2}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC2}	3V _{LC0} - 0.1	_	3V _{LC0} + 0.1	
Regulated voltage	V_{LC0}	$I_{LC0} = 6 \ \mu A \ (1/2 \ bias)$	1.4	1.5	1.7	
Booster voltage	V _{LC1}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC1}	2V _{LC0} - 0.1	Ι	2V _{LC0} + 0.1	
	V_{LC2}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC2}				
Operating current consumption	I _{VB}	V_{DD} = 3.0 V, without load at $V_{LC0}, V_{LC1},$ and $V_{LC2}.$	_	3	6	μA

Table 24-9. Characteristics of Battery Level Detect Circuit

$(T_A = 25 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating voltage of BLD	V _{DDBLD}		2.0	-	5.5	V
Voltage of BLD	V _{BLD}	BLDCON.1.0 = 01b	2.2	2.4	2.6	
		BLDCON.1.0 = 10b	2.8	3.0	3.2	
		BLDCON.1.0 = 11b	3.7	4.0	4.3	
Current consumption	I _{BLD}	BLD on V_{DD} = 5.5 V	_	10	20	μA
		V _{DD} = 3.0 V		5	10	
		V _{DD} = 2.0 V		4	8	
Hysteresys voltage of BLD	ΔV	BLDCON.10 = 01b, 10b, 11b	-	10	100	mV
BLD circuit response time	Т _В	fw = 32,768 kHz	_	_	1	ms



Table 24-10. Synchronous SIO Electrical Characteristics

$T_A = -25$ °C to + 85 °C, $V_{DD} = 2.0$ V to 5.5 V, $V_{SS} = 0$ V, fxx = 8 MHz oscillator)							
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
SCK Cycle time	T _{CYC}	-	250	-	-	ns	
Serial Clock High Width	т _{ѕскн}	_	75	_	-		
Serial Clock Low Width	T _{SCKL}	-	75	_	-		
Serial Output data delay time	T _{OD}	_	_	_	65		
Serial Input data setup time	Τ _{ID}	_	50	-	-		
Serial Input data Hold time	Т _{ІН}	_	125	_	_		



Figure 24-5. Serial Data Transfer Timing



Table 24-11. Main Oscillator Frequency (f_{OSC}1)

(T_A = – 25 °C to + 85 °C V_{DD} = 2.0 V to 5.5 V)

Oscillator	Clock Circuit	Test Condition	Min	Тур	Max	Unit
Crystal/Ceramic		V _{DD} = 2.0 V – 5.5 V	0.4	_	2.0	MHz
		V _{DD} = 2.4 V – 5.5 V			4.0	
		V _{DD} = 3.0 V – 5.5 V			8.0	
External clock		V _{DD} = 2.0 V – 5.5 V	0.4	_	2.0	MHz
		V _{DD} = 2.4 V – 5.5 V			4.0	
		V _{DD} = 3.0 V – 5.5 V			8.0	
RC		V _{DD} = 5 V	0.4	_	1	MHz
		$V_{DD} = 3 V$			2	

NOTE: Oscillation frequency and Xin input frequency data are for oscillator characteristics only.

Table 24-12. Main Oscillator Clock Stabilization Time (T_{ST1})

 $(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	$V_{DD} = 4.5 V$ to 5.5 V	_	Ι	10	ms
	$V_{DD} = 2.0 V$ to 5.5 V	_	-	30	ms
Ceramic	$V_{DD} = 2.0 \text{ V}$ to 5.5 V	-	-	4	ms
External clock	XIN input high and low level width (t_{XH}, t_{XL})	62.5ns	-	125ns	-

NOTE: Oscillation stabilization time (T_{ST1}) is the time required for the CPU clock to return to its normal oscillation frequency after a power-on occurs, or when Stop mode is ended by a RESET signal.





Figure 24-6. Clock Timing Measurement at X_{IN}

Table 24-13. Sub Oscillator Frequency (f_{OSC2})

$(T_A = -25 \ ^{\circ}C)$	to + 85 °C,	$V_{DD} = 2.0 V$	to 5.5 V)
---------------------------	-------------	------------------	-----------

Oscillator	Clock Circuit	Test Condition	Min	Тур	Max	Unit
Crystal	XTIN XTOUT	_	32	32.768	35	kHz
External clock		_	32	_	100	kHz

NOTE: Oscillation frequency and Xtin input frequency data are for oscillator characteristics only.



Figure 24-7. Clock Timing Measurement at XT_{IN}



Table 24-14. Sub Oscillator (Crystal) Start up Time (t_{ST2})

 $(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$

Oscillator	Test Condition	Min	Тур	Max	Unit
Normal drive	$V_{DD} = 4.5 V$ to 5.5 V	_	1	2	sec
	$V_{DD} = 2.0 \text{ V} \text{ to } 5.5 \text{ V}$	-	-	10	
External clock	XT_{IN} input high and low level width (t_{XTH} , t_{XTL})	5	-	15	

NOTE: Oscillator stabilization time (t_{ST2}) is the time required for the oscillator to it's normal oscillation when stop mode is released by interrupts.

Table 24-15. OP Amplifier Characteristics

 $(V_{DD} = 5 \text{ V}, \text{ T}_{A} = 25 \degree \text{C})$

Oscillator	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	Vina	fin = 1 kHz	-	120	160	mVpp
Total harmonic distortion	THD	fin = 100 Hz – 10 kHz	_	_	2	%
Input impedance	Rin	MICIN input impedance	10	15	20	KΩ
Output inpedance	Rout	MICIN output impedance	-	5	-	KΩ

NOTE: FILIN and FILOUT are the same as MICIN and MICOUT in characteristics at the same condition.





Figure 24-8. Operating Voltage Range



NOTES



25 **MECHANICAL DATA**

OVERVIEW

The S3CK215/FK215 is available in 64-LQFP-1010 package.



Figure 25-1. 80-Pin QFP Package Dimensions (80-QFP-1420C)



NOTES



26 S3FK215 FLASH MCU

OVERVIEW

The S3FK215 single-chip CMOS microcontroller is the FLASH ROM version of the S3CK215 microcontroller. It has an on-chip FLASH ROM instead of masked ROM. The FLASH ROM is accessed by serial data formats.

The S3FK215 is fully compatible with S3CK215, both in function and in electrical characteristics. Because of its simple programming requirements, the S3FK215 is ideal for use as an evaluation for the S3CK215.





Figure 26-1. S3FK215 Pin Assignments (80-QFP)



	During Programming						
Pin Name	Pin No.	I/O	Function				
SDAT (P3.3)	10	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port.				
SCLK (P3.4)	11	I/O	Serial clock pin. Input only pin.				
V _{PP} (TEST)	16	1	Power supply pin for FLASH ROM cell writing (indicates that FLASH enters into the writing mode). When 12.5 V is applied, FLASH is in writing mode and when 5 V is applied, FLASH is in reading mode. When FLASH is operating, hold GND.				
RESET (RESET)	19	I	Chip initialization				
V _{DD} /V _{SS} (V _{DD} /V _{SS})	12/13	I	Logic power supply pin. V _{DD} should be tied to +5 V during programming.				

Table 26-1. Descriptions of Pins Used to Read/Write the FLASH ROM

NOTE: Maximum number of writing/erasing for S3FK215 is 100 times.



NOTES



27 DEVELOPMENT TOOLS

OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with windows95/98/NT as its operating system can be used. One type of debugging tool including hardware and software is provided: the effective cost and powerful in-circuit emulator, InvisibleMDS, for CalmRISC8. Samsung also offers support software that includes debugger, Compiler, Assembler, and a program for setting options.

CALMSHINE: IDE (INTEGRATED DEVELOPMENT ENVIRONMENT)

CalmRISC8 Samsung Host Interface for In-circuit Emulator, CalmSHINE, is a multi window based debugger for CalmRISC8. CalmSHINE provides pull-down, pop-up and tool-bar menus, mouse support, function/hot keys, syntax highlight, tool-tip, drag-and-drop and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added or removed, docked or undocked completely.

INVISIBLE MDS: IN-CIRCUIT EMULATOR

The evaluation chip of CalmRISC8 has a basic debugging utility block. Using this block, evaluation chip directly interfaces with host through only communication wire. So, InvisibleMDS offers simple and powerful debugging environment.

CALMRISC8 C-COMPILER: CALM8CC

The CalmRISC8 Compiler offers the standard features of the C language, plus many extensions for MCU applications, such as interrupt handling in C and data placement controls, designed to take fully advantage of CalmRISC8 facilities. It conforms to the ANSI specification. It supports standard library of functions applicable to MCU systems. The standard library also conforms to the ANSI standard. It generates highly size-optimized code for CalmRISC8 by fully utilizing CalmRISC8 architecture. It is available in a Windows version integrated with the CalmSHINE.

CALMRISC8 RELOCATABLE ASSEMBLER: CALM8ASM

The CalmRISC8 Assembler is a relocatable assembler for Samsung's CalmRISC8 MCU and its MAC816 and MAC2424 coprocessors. It translates a source file containing assembly language statements into a relocatable machine object code file in Samsung format. It runs on WINDOWS95 compatible operating systems. It supports macros and conditional assembly. It produces the relocatable object code only, so the user should link object files. Object files can be linked with other object files and loaded into memory.

CALMRISC8 LINKER: CALM8LINK

The CalmRISC8 Linker combines Samsung object format files and library files and generates absolute, machinecode executable hex programs or binary files for CalmRISC8 MCU and its MAC816 and MAC2424 coprocessors. It generates the map file, which shows the physical addresses to which each section and symbol is bounded, start addresses of each section and symbol, and size of them. It runs on WINDOWS95 compatible operating systems.



EMULATION PROBE BOARD CONFIGURATION



Figure 27-1. Emulation Probe Board Configuration

Invisible MDS Connector = 10-pin/normal Pitch (2.54mm) = JTAG

Pin No.	Pin Name	Pin No.	Pin Name
1	V _{DD}	6	PTD0_TxD
2	PNTRST_NINIT	7	GND
3	PTCK_MCLK	8	UCLK
4	PTMS	9	JTAGSEL
5	PTDI_RxD	10	_



U1 Clock Select	Description			
XTAL1 O O XTAL0 MXIN O O MXOUT MDSCLK O O	Master clock is MDS clock. Master clock output is NC (Not Connection).			
XTAL1 C XTAL0 MXIN C MXOUT MDSCLK O O	Master clock is external clock. External clock output is Master clock output.			
XTAL1 O O XTAL0 MXIN O O MXOUT MDSCLK O O	Master clock is external clock. Master clock output is NC (Not Connection).			
XTAL1 O O XTALO MXIN O O MXOUT MDSCLK O O	Master clock is MDS clock. Master clock output is External clock output.			



EXTERNAL EVENT INPUT HEADERS (U7)

These input headers are used to add the break condition to the core status externally when the break using CalmBreaker occurs in the evaluation chip.



EVENT MATCH OUTPUT HEADERS (U4)

Four event match signals and one combination event signal are occurred by the CalmBreaker in the evaluation chip. These signals are transmitted through the evaluation chip.



EXTERNAL BREAK INPUT HEADERS (U9)

This input pin is used to break during the evaluation chip run.



JP1 Power Select	Description			
TAVREF O O TAVSS AVREF O O AVSS UAVREF O O UAVSS	Master analog reference voltage is User analog reference voltage. Master analog reference V_{SS} is User analog reference V_{SS} .			
TAVREF O TAVSS AVREF O AVSS UAVREF O UAVSS	Master analog reference voltage is target analog reference voltage. Master analog reference V_{SS} is Target analog reference V_{SS} .			
TAVREF O O TAVSS AVREF O O AVSS UAVREF O O UAVSS	Master analog reference voltage is target analog reference voltage. Master analog reference V_{SS} is Target analog reference V_{SS} .			
TAVREF O TAVSS AVREF O AVSS UAVREF O UAVSS	Master analog reference voltage is User analog reference voltage. Master analog reference V_{SS} is User analog reference V_{SS} .			





USE CLOCK SETTING FOR EXTERNAL CLOCK MODE

Proper crystal and capacitors for main clock should be inserted into pin socket on the IE Board as follows;



SUB CLOCK SETTING

For sub-clock mode a crystal, 32.768 kHz and capacitors should be inserted into pin socket on the IE Board as follows;



NOTE: The value of resistor is 39 K Ω .



CN1, CN2 PIN ASSIGNMENT

CN1,2 are the signals of IE-K215 and their pin assignment is the same as the pin of S3CK215.

CN1	Function	CN1	Function	CN2	Function	CN2	Function
1	MP5.0	2	MP5.1	41	MP2.3	42	MP2.4
3	MP5.2	4	MP5.3	43	MP2.5	44	MP2.6
5	MP5.4	6	MP5.5	45	MP2.7	46	T_AVREF
7	MP3.0	8	MP3.1	47	T_AVSS	48	MCB
9	MP3.2	10	MP3.3	49	MCA	50	MVLC0
11	MP3.4	12	USER VDD	51	MVLC1	52	MVLC2
13	VSS	14	NC	53	MCOMO	54	MCOM1
15	NC	16	MTEST	55	MCOM2	56	MCOM3
17	NC	18	NC	57	MSEG0	58	MSEG1
19	USER_RESET	20	MDA0	59	MSEG2	60	MSEG3
21	MFINIL	22	MFILOUT	61	MSEG4	62	MSEG5
23	MVREFR	24	MMICIN	63	MSEG6	64	MSEG7
25	MMICOUT	26	MP0.0	65	MSEG8	66	MSEG9
27	MP0.1	28	MP0.2	67	MSEG10	68	MSEG11
29	MP0.3	30	MP1.0	69	MSEG12	70	MSEG13
31	MP1.1	32	MP1.2	71	MSEG14	72	MSEG15
33	MP1.3	34	MP1.4	73	MP4.0	74	MP4.1
35	MP1.5	36	MP1.6	75	MP4.2	76	MP4.3
37	MP1.7	38	MP2.0	77	MP4.4	78	MP4.5
39	MP2.1	40	MP2.2	79	MP4.6	80	MP4.7