Power MOSFET 2.8 Amps, 20 Volts

N-Channel SOT-23

These miniature surface mount MOSFETs low $R_{\rm DS(on)}$ assure minimal power loss and conserve energy, making these devices ideal for use in space sensitive power management circuitry.

Features

- Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space
- I_{DSS} Specified at Elevated Temperature

Applications

- DC–DC Converters
- Power Management in Portable and Battery Powered Products, ie: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbo	Value	Unit
Drain-to-Source Voltage	V _{DSS}	20	Vdc
Gate-to-Source Voltage - Continuous	V _{GS}	± 8.0	Vdc
Drain Current - Continuous @ T _A = 25°C - Single Pulse (t _p = 10 μs)	I _D I _{DM}	2.8 5.0	A
Total Power Dissipation @ T _A = 25°C	P _D	1.25	W
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to 150	°C
Thermal Resistance – Junction–to–Ambient (Note 1) Thermal Resistance – Junction–to–Ambient (Note 2)	$R_{ heta JA}$	100 300	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C


- 1. 1" Pad, t < 10 sec.
- 2. Min pad, steady state.



ON Semiconductor®

http://onsemi.com

2.8 AMPS 20 VOLTS $R_{DS(on)} = 85 \text{ m}\Omega \text{ (max)}$



MARKING DIAGRAM




SOT-23 CASE 318 STYLE 21



NT = Device Code W = Work Week

PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping	
MGSF2N02ELT1	SOT-23	3000 Tape & Reel	
MGSF2N02ELT3	SOT-23	10,000 Tape & Reel	

Preferred devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS		•		•	•	•
Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = 10 μAdc) Temperature Coefficient (Positive)		V _{(BR)DSS}	20 -	_ 22	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		I _{DSS}		_ _	1.0 10	μAdc
Gate-Source Leakage Current (V _{GS} = ± 8.0 Vdc, V _{DS} = 0 Vdc)			-	_	±100	nA
ON CHARACTERISTICS (Note 3)						
Gate–Source Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficient (Negative)			0.5 -	- -2.3	1.0	Vdc mV/°C
Static Drain–to–Source On–Resistance ($V_{GS} = 4.5 \text{ Vdc}, I_D = 3.6 \text{ A}$) ($V_{GS} = 2.5 \text{ Vdc}, I_D = 3.1 \text{ A}$)			_ _	78 105	85 115	mΩ
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	150	_	pF
Output Capacitance	$(V_{DS} = 5.0 \text{ Vdc}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz)	C _{oss}	-	130	_	
Transfer Capacitance	,	C _{rss}	_	45	_	
SWITCHING CHARACTERISTICS (N	Note 4)					
Turn-On Delay Time		t _{d(on)}	1	6.0	_	ns
Rise Time	$(V_{DD} = 16 \text{ Vdc}, I_D = 2.8 \text{ Adc},$	t _r	-	95	_	
Turn-Off Delay Time	$V_{gs} = 4.5 \text{ V}, R_G = 2.3 \Omega$	t _{d(off)}	-	28	_	
Fall Time		t _f	-	125	_	
Gate Charge		Q _T	-	3.5	_	nC
	$(V_{DS} = 16 \text{ Vdc}, I_D = 1.75 \text{ Adc}, V_{GS} = 4.0 \text{ Vdc}) \text{ (Note 3)}$	Q _{gs}	-	0.6	_]
		Q _{gd}	-	1.5	_	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward Voltage	(I _S = 1.0 Adc, V _{GS} = 0 Vdc) (Note 3)	V _{SD}	_ _	0.76	1.2	V
Reverse Recovery Time	(I _S = 1.0 Adc, V _{GS} = 0 Vdc,	t _{rr}	_	104	_	ns
		t _a	_	42	_	1
	$dI_{S}/dt = 100 A/\mu s)$ (Note 3)	t _b	-	62	_	1
Reverse Recovery Stored Charge	1	Q _{RR}	-	0.20	_	μC

Reverse Recovery Stored Charge

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperature.




Figure 3. On-Resistance vs. Gate-to-Source Voltage

V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

-I_D, DRAIN CURRENTS (AMPS)

Figure 4. On-Resistance vs. Gate Voltage





Figure 5. On-Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage






Figure 9. Resistive Switching Time Variation vs. **Gate Resistance**





Figure 10. Diode Forward Voltage vs. Current

INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.


- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

^{*} Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AH**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 4. 318-03 AND -07 OBSOLETE, NEW STANDARD 318-08.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.1102	0.1197	2.80	3.04	
В	0.0472	0.0551	1.20	1.40	
С	0.0350	0.0440	0.89	1.11	
D	0.0150	0.0200	0.37	0.50	
G	0.0701	0.0807	1.78	2.04	
Н	0.0005	0.0040	0.013	0.100	
J	0.0034	0.0070	0.085	0.177	
K	0.0140	0.0285	0.35	0.69	
L	0.0350	0.0401	0.89	1.02	
S	0.0830	0.1039	2.10	2.64	
٧	0.0177	0.0236	0.45	0.60	

- STYLE 21:
 PIN 1. GATE
 2. SOURCE
 3. DRAIN



Thermal Clad is a registered trademark of the Bergquist Company.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.