

International **IR** Rectifier

Data Sheet No.PD60221 revA

IRS2011(S) & PbF

HIGH AND LOW SIDE DRIVER

Features

- Floating channel designed for bootstrap operation
Fully operational up to +200V
Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 10V to 20V
- Independent low and high side channels
- Input logic HIN/LIN active high
- Undervoltage lockout for both channels
- 3.3V and 5V input logic compatible
- CMOS Schmitt-triggered inputs with pull-down
- Matched propagation delay for both channels


Applications

- Audio Class D amplifiers
- High power DC-DC SMPS converters
- Other high frequency applications

Description

The IRS2011 is a high power, high speed power MOSFET driver with independent high and low side referenced output channels, ideal for Audio Class D and DC-DC converter applications. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.0V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET in the high side configuration which operates up to 200 volts. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction.

Typical Connection



IRS2011(S) & PbF

International
IR Rectifier

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
V _B	High side floating supply voltage	-0.3	220	V
V _S	High side floating supply offset voltage	V _B - 20	V _B + 0.3	
V _{HO}	High side floating output voltage	V _S - 0.3	V _B + 0.3	
V _{CC}	Low side fixed supply voltage	-0.3	20	
V _{LO}	Low side output voltage	-0.3	V _{CC} +0.3	
V _{IN}	Logic input voltage (HIN & LIN)	-0.3	V _{CC} +0.3	
dV _S /dt	Allowable offset supply voltage transient (figure 2)	—	50	V/ns
P _D	Package power dissipation @ T _A = +25°C (8-lead DIP) (8-lead SOIC)	—	1.0 0.625	W
R _{THJA}	Thermal resistance, junction to ambient (8-lead DIP) (8-lead SOIC)	—	125 200	°C/W
T _J	Junction temperature	—	150	°C
T _S	Storage temperature	-55	150	
T _L	Lead temperature (soldering, 10 seconds)	—	300	

Recommended Operating Conditions

For proper operation the device should be used within the recommended conditions. The V_S and COM offset ratings are tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V _B	High side floating supply absolute voltage	V _S + 10	V _S + 20	V
V _S	High side floating supply offset voltage	Note 1	200	
V _{HO}	High side floating output voltage	V _S	V _B	
V _{CC}	Low side fixed supply voltage	10	20	
V _{LO}	Low side output voltage	0	V _{CC}	
V _{IN}	Logic input voltage (HIN & LIN)	COM	5.5	
T _A	Ambient temperature	-40	125	

Note 1: Logic operational for V_S of -8V to +200V. Logic state held for V_S of -8V to -V_{BS}.

International
 Rectifier

IRS2011(S) & PbF

Dynamic Electrical Characteristics

V_{BIAS} (V_{CC} , V_{BS}) = 15V, C_L = 1000 pF, T_A = 25°C unless otherwise specified. Figure 1 shows the timing definitions.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
t_{on}	Turn-on propagation delay	—	60	80	ns	$V_S = 0V$
t_{off}	Turn-off propagation delay	—	60	80		$V_S = 200V$
t_r	Turn-on rise time	—	25	40		
t_f	Turn-off fall time	—	15	35		
DM1	Turn-on delay matching $ t_{on}(H) - t_{on}(L) $	—	—	20		
DM2	Turn-off delay matching $ t_{off}(H) - t_{off}(L) $	—	—	20		


Static Electrical Characteristics

V_{BIAS} (V_{CC} , V_{BS}) = 15V, and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to COM and are applicable to all logic input leads: HIN and LIN. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
V_{IH}	Logic "1" input voltage	2.5	—	—	V	$V_{CC} = 10V - 20V$
V_{IL}	Logic "0" input voltage	—	—	1.2		$I_O = 0A$
V_{OH}	High level output voltage, $V_{BIAS} - V_O$	—	—	1.2		
V_{OL}	Low level output voltage, V_O	—	—	0.1		
I_{LK}	Offset supply leakage current	—	—	50	μA	$V_B = V_S = 200V$
I_{QBS}	Quiescent V_{BS} supply current	—	120	210		$V_{IN} = 0V$ or 3.3V
I_{QCC}	Quiescent V_{CC} supply current	—	200	300		$V_{IN} = 0V$ or 3.3V
I_{IN+}	Logic "1" input bias current	—	3	10		$V_{IN} = 3.3V$
I_{IN-}	Logic "0" input bias current	—	—	1.0		$V_{IN} = 0V$
V_{BSUV+}	V_{BS} supply undervoltage positive going threshold	8.3	9.0	9.7		
V_{BSUV-}	V_{BS} supply undervoltage negative going threshold	7.5	8.2	8.9	V	
V_{CCUV+}	V_{CC} supply undervoltage positive going threshold	8.3	9.0	9.7		
V_{CCUV-}	V_{CC} supply undervoltage negative going threshold	7.5	8.2	8.9		
I_{O+}	Output high short circuit pulsed current	—	1.0	—	A	$V_O = 0V$, $PW = 10 \mu s$
I_{O-}	Output low short circuit pulsed current	—	1.0	—		$V_O = 15V$, $PW = 10 \mu s$

IRS2011(S)&PbF

International
IR Rectifier

Functional Block Diagram**Lead Definitions**

Symbol	Description
HIN	Logic input for high side gate driver output (HO), in phase
LIN	Logic input for low side gate driver output (LO), in phase
V _B	High side floating supply
HO	High side gate drive output
V _S	High side floating supply return
V _{CC}	Low side supply
LO	Low side gate drive output
COM	Low side return

Lead Assignments

<table border="1"> <tr> <td>5</td><td>HIN</td><td>V_S</td><td>4</td></tr> <tr> <td>6</td><td>LIN</td><td>HO</td><td>3</td></tr> <tr> <td>7</td><td>COM</td><td>V_B</td><td>2</td></tr> <tr> <td>8</td><td>LO</td><td>V_{CC}</td><td>1</td></tr> </table> <p>8-Lead SOIC</p> <p>IRS2011S</p>	5	HIN	V _S	4	6	LIN	HO	3	7	COM	V _B	2	8	LO	V _{CC}	1	<table border="1"> <tr> <td>5</td><td>HIN</td><td>V_S</td><td>4</td></tr> <tr> <td>6</td><td>LIN</td><td>HO</td><td>3</td></tr> <tr> <td>7</td><td>COM</td><td>V_B</td><td>2</td></tr> <tr> <td>8</td><td>LO</td><td>V_{CC}</td><td>1</td></tr> </table> <p>8-Lead PDIP</p> <p>IRS2011</p>	5	HIN	V _S	4	6	LIN	HO	3	7	COM	V _B	2	8	LO	V _{CC}	1
5	HIN	V _S	4																														
6	LIN	HO	3																														
7	COM	V _B	2																														
8	LO	V _{CC}	1																														
5	HIN	V _S	4																														
6	LIN	HO	3																														
7	COM	V _B	2																														
8	LO	V _{CC}	1																														
Part Number																																	

International
IR Rectifier

IRS2011(S) & PbF






Figure 1. Timing Diagram

IRS2011(S)&PbF


International
IR Rectifier




**Figure 2A. Turn-On Time
vs. Temperature**



**Figure 2B. Turn-On Time
vs. Supply Voltage**



**Figure 3A. Turn-Off Time
vs. Temperature**



**Figure 3B. Turn-Off Time
vs. Supply Voltage**

International
IR Rectifier

IRS2011(S) & PbF




Figure 4A. Turn-On Rise Time vs. Temperature




Figure 4B. Turn-On Rise Time vs. Supply Voltage




Figure 5A. Turn-Off Fall Time vs. Temperature




Figure 5B. Turn-Off Fall Time vs. Supply Voltage

IRS2011(S)&PbF

International
IR Rectifier




Figure 6A. Logic "1" Input Voltage
vs. Temperature




Figure 6B. Logic "1" Input Voltage
vs. Supply Voltage




Figure 7A. Logic "0" Input Voltage
vs. Temperature




Figure 7B. Logic "0" Input Voltage
vs. Supply Voltage

International
IR Rectifier

IRS2011(S) & PbF




Figure 8A. High Level Output vs. Temperature




Figure 8B. High Level Output vs. Supply Voltage




Figure 9A. Low Level Output vs. Temperature




Figure 9B. Low Level Output vs. Supply Voltage

IRS2011(S)&PbF

International
IR Rectifier




Figure 10A. Offset Supply Leakage Current vs. Temperature




Figure 10B. Offset Supply Leakage Current vs. Temperature




Figure 11A. V_{BS} Supply Current vs. Temperature




Figure 11B. V_{BS} Supply Current vs. Supply Voltage

International
IR Rectifier

IRS2011(S) & PbF




Figure 12A. V_{CC} Supply Current
vs. Temperature




Figure 12B. V_{CC} Supply Current
vs. Supply Voltage




Figure 13A. Logic "1" Input Current
vs. Temperature




Figure 13B. Logic "1" Input Current
vs. Supply Voltage

IRS2011(S)&PbF

International
IR Rectifier




Figure 14A. Logic "0" Input Current vs. Temperature




Figure 14B. Logic "0" Input Current vs. Supply Voltage




Figure 15. V_{CC} Undervoltage Threshold (+) vs. Temperature




Figure 16. V_{CC} Undervoltage Threshold (-) vs. Temperature

International
 Rectifier

IRS2011(S) & PbF




Figure 17. V_{BS} Undervoltage Threshold (+) vs. Temperature




Figure 18. V_{BS} Undervoltage Threshold (-) vs. Temperature




Figure 19. Output Source Current vs. Supply Voltage





Figure 20. Output Sink Current vs. Supply Voltage

IRS2011(S) & PbF

International
IR Rectifier



**Figure 21. Maximum VS Negative Offset
vs. Supply Voltage**




Figure 22. IRS2011s vs. Frequency (IRFBC20)
 $R_{gate} = 33\ \Omega$, $V_{CC} = 12V$




Figure 23. IRS2011s vs. Frequency (IRFBC30)
 $R_{gate} = 22\ \Omega$, $V_{CC} = 12V$

International
IR Rectifier

IRS2011(S) & PbF




Figure 24. IRS2011s vs. Frequency (IRFB40)

$R_{gate} = 15$, $V_{cc} = 12V$




Figure 25. IRS2011s vs. Frequency (IRFB23N15D)

$R_{gate} = 10$, $V_{cc} = 12V$






Figure 26. IRS2011s vs. Frequency (IRFB4212)

$R_{gate} = 10$, $V_{cc} = 12V$

IRS2011(S) & PbF


International
IR Rectifier

Case outlines

International
IR Rectifier

IRS2011(S) & PbF

LEADFREE PART MARKING INFORMATION



ORDER INFORMATION

Basic Part (Non-Lead Free)

8-Lead PDIP IRS2011 order IRS2011
 8-Lead SOIC IRS2011S order IRS2011S

Leadfree Part

8-Lead PDIP IRS2011 order IRS2011PbF
 8-Lead SOIC IRS2011S order IRS2011SPbF

International
IR Rectifier

This product has been designed and qualified for the industrial market.
 Qualification Standards can be found on IR's Web Site <http://www.irf.com/>.

Data and specifications subject to change without notice

WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105

1/24/2006