GD4029B SYNCHRONOUS UP/DOWN COUNTER

DESCRIPTION — The 4029B is a Synchronous Edge-Triggered Up/Down 4-Bit Binary/BCD Decade Counter with a Clock Input (CP), an active LOW Count Enable Input (CE), an Up/Down Control Input (UP/DN), a Binary/Decade Control Input (BIN/DEC), an overriding asynchronous active HIGH Parallel Load Input (PL), four Parallel Data Inputs (P0-P3), four Parallel Buffered Outputs (Q0-Q3) and an active LOW Terminal Count Output (TC).

Information on the Parallel Inputs (P₀-P₃) is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions. With the Parallel Load Input (PL) LOW, operation is synchronous and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). Operation is determined by the three synchronous Mode Control Inputs; UP/DN, BIN/DEC and CE (see the Mode Selection Table). These inputs must be stable only during the set-up time prior to the LOW-to-HIGH transition of the Clock Input (CP) and the hold time after this clock transition. The Terminal Count Output (TC) is LOW when the counter is at its terminal count, as determined by the counting mode, and the Count Enable Input (CE) is LOW (see Logic Equation for TC).

- BINARY OR DECADE UP/DOWN COUNTER
- ASYNCHRONOUS PARALLEL LOAD
- ACTIVE LOW COUNT ENABLE
- CLOCK EDGE-TRIGGERED ON THE LOW-TO-HIGH TRANSITION

Terminal Count Output (Active LOW)

ACTIVE LOW TERMINAL COUNT FOR CASCADING

Parallel Load Input

TYPICAL COUNT FREQUENCY OF 12 MHz AT VDD = 10 V

PIN NAMES

PL

Po-P3 Parallel Data Inputs
BIN/DEC Binary/Decade Control Input
UP/DN Up/Down Control Input
CE Count Enable Input (Active LOW)
CP Clock Input (L→H Edge-Triggered)
Qo-Q3 Buffered Parallel Outputs


MODE SELECTION TABLE


PL	BIN/DEC	UP/DN	CE	СР	MODE			
Н	х	х	х	Х	Parallel Load (Pn → Qn)			
L	x	×	н	х	No Change			
L	L	L.	L	7	Count Down, Decade			
L	L	н	L	7	Count Up, Decade			
L	н	L	L	7	Count Down, Binary			
L	Н	Н	L	7	Count Up, Binary			

H = HIGH Level
L = LOW Level
X = Don't Care

J = Positive-Going Transition

LOGIC SYMBOL PL BIN/DEC UP/DN 4029B ÇE Q₀ Q₁ Q₂ Q₃ 'n V_{DD} = Pin 16 VSS = Pin 8 CONNECTION DIAGRAM DIP (TOP VIEW) VDD CP q_2 T 14 **П** 12 01 11 UP/DN BIN/DEC NOTE: SO Package The has the same pinouts (Connection Diagram) as the Dual In-line Package.





PL (Parallel Load Input) - Asynchronously Loads P into Q, Overriding all Other Inputs

P (Parallel Input) - Data on this Pin is Asynchronously Loaded Into Q, when PL is LOW Overriding all Other Inputs

T (Toggle Input) — Forces the Q Output to Synchronously Toggle when a LOW is Placed on this input.

DC CHARACTERISTICS: V_{DD} as shown, V_{SS} = 0 V (See Note 1)

CP (Clock Pulse Input)

Q, Q (True and Complimentary Outputs)

SYMBOL		LIMITS												
	PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V			UNITS	TEMP	TEST CONDITIONS		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хc			20			40			80		MIN, 25°C	
¹ DD	Power Supply Current	ower			150			300			600	μА	MAX	All inputs at 0 V or VDD
		хм			- 5			10			20	J	MIN, 25°C	
		urrent ^\YI			150			300			600	μА	MAX	

. Notes on following page.

GS CMOS · GD4029B


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 3)

	PARAMETER	LIMITS										i
SYMBOL		V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	<u> </u>	
^t PLH	Barrassian Balan GR as G		150	350		62	160		41	128	ns	
tPHL_	Propagation Delay, CP to Q _n		150	350		59	160		39	128	ns	
^t PLH	Propagation Delay, CP to TC		167	450		71	180		48	144	ns	
tPHL.			252	650		100	245		66	196	ns	
^t PLH	Propagation Delay, PL to Q ₀		170	325		70	150		45	120	ns	
tPHL .	Tropagation Belay, 12 to Ch	<u> </u>	220	450	<u> </u>	90	195		62	156	กร	
^t TLH	Output Transition Time		60	135		31	75		23	45	45 ns	
^t THL	Cathat Manager Little		65	135		25	75		18	45	пs	
twCP	CP Minimum Pulse Width	125	50		60	21		48	14		ns	CL = 50 pF,
twPL	PL Minumum Pulse Width	150	60		55	21		44	16		ns	RL = 200 kΩ
t _{rec}	PL Recovery Time	150	62	1	60	24		48	17		ns	Input Transition
ts	Set-Up Time, BIN/DEC to CP	250	106		100	41		80	29		ns	Times < 20 ns
t _h	Hold Time, BIN/DEC to CP	0	-90		0	-35		0	-25		ns	
ts	Set-Up Time, UP/DN to CP	325	145		130	55		104	38		ns	
th	Hold Time, UP/DN to CP	0	-90		0	-35		0	-25		ns	
ts	Set-Up Time, CE to CP	275	118		120	49		96	23		ns	
th	Hold Time, CE to CP	0	-40		0	-15		0	-10		ns	
ts	Set-Up Time, Pn to PL	70	29		30	11		24	8		ns	
th	Hold Time, Pn to PL	0	-40		0	-20		0	-20		ns	
<u>fmax</u>	Input Clock Frequency (Note 2)	2	5		5	12		6	14		MHz	


NOTES:

- 1. Additional DC Characteristics are listed in this section under 40008 Series CMOS Family Characteristics.
- 2. For fMAX input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V_{DD} = 5 V, 4 μs at V_{DD} = 10 V, and 3 μs at V_{DD} = 15 V.

SWITCHING WAVEFORMS



MINIMUM CP WIDTH, SET-UP AND HOLD TIMES, CE TO CP, BIN/DEC TO CP AND UP/DN TO CP





MINIMUM PL PULSE WIDTH, RECOVERY TIME FOR PL, AND SET-UP AND HOLD TIMES, P_n TO PL


www.DataSheet4U.com

www.DataSheet4II.com

TYPICAL ELECTRICAL CHARACTERISTICS







APPLICATIONS

Interconnection techniques for multistage counting are shown in Figures 1 through 4. When using the schemes shown in Figures 1, 3 and 4, the BIN/DEC and UP/DN Inputs may be changed only when the Clock Input to the first stage is HIGH. However, when using the scheme shown in Figure 2, UP/DN, BIN/DEC and CE may be changed independent of the state of the Clock Input. The methods illustrated in Figures 1 and 3 will operate with long transition times at the Clock Input to the first counter; whereas, the other schemes require a fast transition at the Clock Input.

Figure 1 is a ripple clock expansion scheme in which the maximum counting frequency is limited only by the frequency capability of the first counter. The disadvantage of this technique is that the Outputs of the most significant stage do not change until the clock has rippled through all the preceding stages.

A fully synchronous expansion method is shown in Figure 2. Since the Clock Input is applied simultaneously to all stages, the Outputs of all stages change simultaneously. The maximum counting frequency is limited by the time required for the Count Enable to ripple through all the stages before the next Clock Input is applied.

The semi-synchronous technique illustrated in Figure 3 allows a higher counting frequency than the method shown in Figure 2 by allowing TC to take either 10 or 16 clock periods to ripple from the second stage to the most significant stage (10 clock periods when BIN/DEC = L, 16 clock periods when BIN/DEC = H). The Outputs of all stages, except the first, change simultaneously. The Outputs of the first stage change before the other stages.

The speed advantage of this scheme is lost if the count direction or count modulus is rapidly changed.

www.DataSheet4U.com

The method shown in Figure 4 is the same as in Figure 3 except an external gate is added to reduce the delay between the Clock input to the first stage and the Clock Input to the following stages.

