87C51FA/87C51FB

DESCRIPTION

The 87C51FA and 87C51FB Single-Chip 8-Bit Microcontrollers are manufactured in an advanced CMOS process and are derivatives of the 80C51 microcontroller family. The 87C51FA/FB has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C51FA contains $8k \times 8$ memory, and the 87C51FB contains $16k \times 8$ memory. They both contain a volatile 256×8 read/write data memory, four 8-bit I/O ports, three 16-bit timer/event counters, a Programmable Counter Array (PCA), a multi-source, two-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C51FA/FB can be expanded using standard TTL compatible memories and logic.


Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multiprocessor communications.

See 83C51FA/83C51FB/83C51FC/80C51FA datasheet for ROM and ROMless devices.

FEATURES

- 80C51 central processing unit
- 87C51FA: 8k × 8 EPROM 87C51FB: 16k × 8 EPROM
 - expandable externally to 64k bytes
 - Quick Pulse programming algorithm
 - Two level program security system
- 256 × 8 RAM, expandable externally to 64k bytes
- Three 16-bit timer/counters
 - T2 is an up/down counter
- Programmable Counter Array (PCA)
 - High speed output
 - Capture/compare
 - Pulse Width Modulator
 - Watchdog Timer
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Power control modes
 - Idle mode
 - Power-down mode
- Once (On Circuit Emulation) Mode
- Five package styles
- OTP package available

PIN CONFIGURATIONS



1996 Aug 16

853-1692 17199

7110826 0107941 860

2

87C51FA/87C51FB

ORDERING INFORMATION


8k×8 EPROM ¹	16k×8 EPROM ¹		TEMPERATURE RANGE °C AND PACKAGE	FREQ. (MHz)	DRAWING NUMBER
S87C51FA-4N40	S87C51FB-4N40	ОТР	0 to +70, 40-Pin Plastic Dual In-line Package	3.5 to 16	SOT129-1
S87C51FA-4F40	S87C51FB-4F40	UV	0 to +70, 40-Pin Ceramic Dual In-line Package w/Window	3.5 to 16	0590B
S87C51FA-4A44	S87C51FB-4A44	ОТР	0 to +70, 44-Pin Plastic Leaded Chip Carrier	3.5 to 16	SOT187-2
S87C51FA-4K44	S87C51FB-4K44	UV	0 to +70, 44-Pin Ceramic Leaded Chip Carrier w/Window	3.5 to 16	1472A
S87C51FA-4B44	S87C51FB-4B44	OTP	0 to +70, 44-Pin Plastic Quad Flat Pack	3.5 to 16	SOT307-2
S87C51FA-5N40	S87C51FB-5N40	ОТР	-40 to +85, 40-Pin Plastic Dual In-line Package	3.5 to 16	SOT129-1
S87C51FA-5F40	S87C51FB-5F40	UV	-40 to +85, 40-Pin Ceramic Dual In-line Package w/Window	3.5 to 16	0590B
S87C51FA-5A44	S87C51FB-5A44	OTP	-40 to +85, 44-Pin Plastic Leaded Chip Carrier	3.5 to 16	SOT187-2
S87C51FA-5B44	S87C51FB-5B44	ОТР	-40 to +85, 44-Pin Plastic Quad Flat Pack	3.5 to 16	SOT307-2
S87C51FA-AN40	S87C51FB-AN40	OTP	0 to +70, 40-Pin Plastic Dual In-line Package	3.5 to 24	SOT129-1
S87C51FA-AF40	S87C51FB-AF40	UV	0 to +70, 40-Pin Ceramic Dual In-line Package w/Window	3.5 to 24	0590B
S87C51FA-AA44	S87C51FB-AA44	ОТР	0 to +70, 44-Pin Plastic Leaded Chip Carrier	3.5 to 24	SOT187-2
S87C51FA-AK44	S87C51FB-AK44	UV	0 to +70, 44-Pin Ceramic Leaded Chip Carrier w/Window	3.5 to 24	1472A
S87C51FA-BN40	S87C51FB-BN40	ОТР	-40 to +85, 40-Pin Plastic Dual In-line Package	3.5 to 24	SOT129-1
S87C51FA-BF40	S87C51FB-BF40	UV	-40 to +85, 40-Pin Ceramic Dual In-line Package w/Window	3.5 to 24	0590B
S87C51FA-BA44	S87C51FB-BA44	ОТР	-40 to +85, 44-Pin Plastic Leaded Chip Carrier	3.5 to 24	SOT187-2

NOTE:

^{1.} OTP = One Time Programmable EPROM. UV = Erasable EPROM.

87C51FA/87C51FB

BLOCK DIAGRAM



87C51FA/87C51FB

Table 1. 87C51FA/87C51FB Special Function Registers

SYMBOL	DESCRIPTION	DIRECT Address	BIT. MSB	ADDRESS	, SYMBO	L, OR ALT	FERNATIV	E PORT	FUNCTIO	DN LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3		E1	EO	00H
AUXR#	Auxiliary	8EH	_	_	_	_	_	T -	Γ-	AO	XXXXXXXX0E
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CCAP0H#	Module 0 Capture High	FAH					. •		• •		
CCAP1H#	Module 1 Capture High	FBH									XXXXXXXXX
CCAP2H#	Module 2 Capture High	FCH									XXXXXXXXE
CCAP3H#	Module 3 Capture High	FDH									XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
CCAP4H#	Module 4 Capture High	FEH									XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
CCAP0L#	Module 0 Capture Low	EAH									XXXXXXXXXE
CCAP1L#	Module 1 Capture Low	EBH									XXXXXXXXE
CCAP2L#	Module 2 Capture Low	ECH									XXXXXXXXXX
CCAP3L# CCAP4L#	Module 3 Capture Low	EDH									XXXXXXXXX
CCAF4L#	Module 4 Capture Low	EEH									XXXXXXXXXB
CCAPM0#	Module 0 Mode	DAH	_	ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	×00000000E
CCAPM1#	Module 1 Mode	DBH	_	ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	×00000000
CCAPM2#	Module 2 Mode	DCH	_	ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	×00000000
CCAPM3#	Module 3 Mode	DDH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	×0000000E
CCAPM4#	Module 4 Mode	DEH		ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	×000000001
			DF	DE	DD	DC	DB	DA	D9	D8]
CCON*#	PCA Counter Control	D8H	CF	CR	_	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000
CH#	PCA Counter High	F9H				•				l,	00H
CL#	PCA Counter Low	E9H									00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE				CPS1	CPS0	ECF	00xxx000E
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H									00Н 00Н
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00Н
ıP*	Internation Discussion		BF	BE	BD	BC	ВВ	ВА	B9	B8]
	Interrupt Priority	B8H		PPC	PT2	PS	PT1	PX1	PT0	PX0	×00000000
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
		ļ	97	96	95	94	93	92	91	90	1
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
	5		A7	A6	A5	A4	АЗ	A2	A1	A0]
P2*	Port 2	AOH	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
Do.*	Davido		B7	B6	B5	B4	В3	B2	B1	B0	
P3*	Port 3	вон	RD	WR	T1	ТО	_INT1	INTO	TxD	RxD	FFH
PCON#	Power Control	87H	SMOD1	SMOD0	_	POF ¹	GF1	GF0	PD	IDL	00xxxx00B

1996 Aug 16

■ 7110826 0107944 57T **■**

[#] SFRs are modified from or added to the 80C51 SFRs.

1. Reset value depends on reset source.

87C51FA/87C51FB

Table 1. 87C51FA/87C51FB Special Function Registers (Continued)


SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
		-	D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	_	Р	00Н
RACAP2H#	Timer 2 Capture High	СВН									00Н
RACAP2L#	Timer 2 Capture Low	CAH	}								00Н
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	В9Н	ļ								00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	70000170012
SCON*	Serial Control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
ļ			8F	8E	8D	8C	8B	8 A	89	88	1
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	оон
			CF	CE	CD	cc	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	СЭН	_		-	-	_		T2OE ²	DCEN	xxxxxx00B
TH0	Timer High 0	8CH									00Н
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00Н
TL0	Timer Low 0	8AH									00Н
TL1 TL2#	Timer Low 1	8BH									00H
162#	Timer Low 2	ССН									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	МО	GATE	C/T	M1	МО	00Н

SFRs are bit addressable.


[#] SFRs are modified from or added to the 80C51 SFRs.
2. T2OE – see Programmable Clock-Out.

87C51FA/87C51FB

CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



PIN DESCRIPTIONS

	PIN NUMBER		ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	1	Ground: 0V reference.
V _{CC}	40	44	38	I	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and receives code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44, 1–3	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
}	1	2	40	1	T2 (P1.0): Timer/Counter 2 external count input/Clockout (See Programmable Clock-Out.)
1	2	3	41	1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	3	4	42	i	ECI (P1.2): External Clock Input to the PCA
	4	5	43	1/0	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
.	5	6	44	1/0	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1
j	6	7	1	1/0	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2
1	7	8	2	1/0	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3
	8	9	3	1/0	CEX4 (P1.7): Capture/Compare External I/O for PCA module 4
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.

1996 Aug 16

7

7110826 0107946 342 📟

87C51FA/87C51FB

PIN DESCRIPTIONS (Continued)

	PIN NUMBER				
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
	13	15	9	1	INT1 (P3.3): External interrupt
	14	16	10	1	T0 (P3.4): Timer 0 external input
	15	17	11	1	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	ı	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .
ALE/PROG	30	33	27	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 87C51FA/FB is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	1	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 1FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	'	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5V or V_{SS} – 0.5V, respectively.

TIMER 2

This is a 16-bit up or down counter, which can be operated as either a timer or event counter. It can be operated in one of three different modes (autoreload, capture or as the baud rate generator for the UART).

In the autoreload mode the Timer can be set to count up or down by setting or clearing the bit DCEN in the T2CON Special Function Register. The SFR's RCAP2H and RCAP2L are used to reload the Timer upon overflow or a 1-to-0 transition on the T2EX input (P1.1).

In the Capture mode Timer 2 can either set TF2 and generate an interrupt or capture its value. To capture Timer 2 in response to a 1-to-0 transition on the T2EX input, the EXEN2 bit in the T2CON must be set. Timer 2 is then captured in SFR's RCAP2H and RCAP2L.

As the baud rate generator, Timer 2 is selected by setting TCLK and/or RCLK in T2CON. As the baud rate generator Timer 2 is incremented at $^{1}/_{2}$ the oscillator frequency.

POWER OFF FLAG

The Power Off Flag (POF) is set by on-chip circuitry when the V_{CC} level on the 87C51FA/FB rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3V for the POF to remain unaffected by the V_{CC} level level

1996 Aug 16

8

7110826 0107947 289 🖿

87C51FA/87C51FB

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 87C51FA/FB either a hardware reset or external interrupt can use an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal rest algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 87C51FA/FB without the 87C51FA/FB having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 87C51FA/FB is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Programmable Clock-Out

The 87C51FA/FB has a new feature. A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed (1) to input the external clock for Timer/Counter 2 or (2) to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T2OE in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

Oscillator Frequency 4 × (65536 - RCAP2H, RCAP2L)

In the Clock-Out mode, Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

1996 Aug 16

9

7110826 0107948 115 📟

87C51FA/87C51FB

Programmable Counter Array (PCA)

The Programmable Counter Array is a special Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc. The basic PCA configuration is shown in Figure 1.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 4):

CPS1 CPS0 PCA Timer Count Source

- 0 1/12 oscillator frequency 0
- 0 1/4 oscillator frequency
- 1 0 Timer 0 overflow
- External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag, CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 2.

The watchdog timer function is implemented in module 4 as implemented in other parts that have a PCA that are available on the market. However, if a watchdog timer is required in the target application, it is recommended to use the hardware watchdog timer that is implemented on the 87C51FA/FB separately from the PCA (see Figure 12).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 5). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 3.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 6). The registers contain the bits that control the mode in which each module will operate. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 7 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.

PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 8.

16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 9).




Figure 1. Programmable Counter Array (PCA)

1996 Aug 16

10

7110826 0107949 051

87C51FA/87C51FB




Figure 2. PCA Timer/Counter





Figure 3. PCA Interrupt System

87C51FA/87C51FB



User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

** fosc = oscillator frequency

SU00035

Figure 4. CMOD: PCA Counter Mode Register




Figure 5. CCON: PCA Counter Control Register

1996 Aug 16

12

7110826 0107951 70T 📟

87C51FA/87C51FB




Figure 6. CCAPMn: PCA Modules Compare/Capture Registers

-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
Х	0	0	0	0	0	0	0	No operation
Х	Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
Х	Х	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
Х	Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
Х	1	0	0	1	0	0	Х	16-bit Software Timer
Х	1	0	0	1	1	0	Х	16-bit High Speed Output
Х	1	0	0	0	0	1	0	8-bit PWM
Х	1	0	0	1	Х	0	Х	Watchdog Timer

Figure 7. PCA Module Modes (CCAPMn Register)

13

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 10).

Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 11 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn then allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of this book for the 80C51. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 87C51FA/FB UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 13). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 14.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal

1996 Aug 16

87C51FA/87C51FB

of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 15.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "IGiven" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	1111 1010
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	1111 1100
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0=0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2=0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2=1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

87C51FA/FB Reduced EMI Mode

AUXR (0X8E)

ı	_	-	 _	_	_	AO

AO: Turns off ALE output.

Interrupt Enable (IE) Register

EΑ	IE.7	enable all interrupts
EC	IE.6	enable PCA interrupt
ET2	1E.5	enable Timer 2 interrupt
ES	IE.4	enable Serial I/O interrupt
ET1	IE.3	enable Timer 1 interrupt
EX1	IE.2	enable External interrupt 1
ET0	IE.1	enable Timer 0 interrupt
EX0	IE.0	enable External interrupt 0

Interrupt Priority (IP) Register

	IP.7	reserved
PPC	IP.6	PCA interrupt priority
PT2	IP.5	Timer 2 interrupt priority
PS	IP.4	Serial I/O interrupt priority
PT1	IP.3	Timer 1 interrupt priority
PX1	IP.2	External interrupt 1 priority
PT0	IP.1	Timer 0 interrupt priority
PX0	IP.0	External interrupt 0 priority

Priority	Source	Flag	Vector
1	INTO	IE0	03H highest priority
2	Timer 0	TF0	0BH
3	INT1	IE1	13H
4	Timer 1	TF1	1BH
5	PCA	CF,CCFn	33H
6	Serial I/O	RI,TI	23H
7	Timer 2	TF2/EXF2	2BH lowest priority

87C51FA/87C51FB




Figure 8. PCA Capture Mode




Figure 9. PCA Compare Mode

87C51FA/87C51FB




Figure 10. PCA High Speed Output Mode




Figure 11. PCA PWM Mode

87C51FA/87C51FB




Figure 12. PCA Watchdog Timer




Figure 13. SCON: Serial Port Control Register

1996 Aug 16

17

7110826 0107956 291 📟

87C51FA/87C51FB




Figure 14. UART Framing Error Detection




Figure 15. UART Multiprocessor Communication, Automatic Address Recognition

87C51FA/87C51FB

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	 v
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This specification is not implied.

 This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise
- noted.

Electrical Deviations from Commercial Specifications for Extended Temperature Range

DC and AC parameters not included here are the same as in the commercial temperature range table.

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40$ °C to +85°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{CC} -0.15	
$V_{\rm IL1}$	Input low voltage to EA		0	0.2V _{CC} -0.35	٧
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{CC} +1	V _{CC} +0.5	
V _{IH1}	Input high voltage to XTAL1, RST	<i>"</i>	0.7V _{CC} +0.1	V _{CC} +0.5	V
lıL	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.45V		−75	μA
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3	V _{IN} = 2.0V		-750	μA

87C51FA/87C51FB

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$

		TEST		LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT
V _{IL}	Input low voltage, except EA ⁷		-0.5		0.2V _{CC} -0.1	٧
V _{IL1}	Input low voltage to EA ⁷		0		0.2V _{CC} 0.3	٧
V _{IH}	Input high voltage, except XTAL1, RST ⁷	<u></u>	0.2V _{CC} +0.9		V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST ⁷		0.7V _{CC}		V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1, 2, 39	I _{OL} = 1.6mA ²			0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN ⁹	$I_{OL} = 3.2 \text{mA}^2$			0.45	
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN ³	I _{OH} = -30μA	V _{CC} - 0.7			٧
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ¹⁰ , PSEN ³	I _{OH} = -3.2mA	V _{CC} - 0.7	-		٧
I _{IL}	Logical 0 input current, ports 1, 2, 3 ⁷	V _{IN} = 0.45V		· .	-50	μА
l _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁷	See note 4			-650	μА
LI	Input leakage current, port 0	0.45 V _{IN} < V _{CC} - 0.3			±10	μА
Icc	Power supply current: Active mode @ 16MHz ⁵ Idle mode @ 16MHz Power-down mode Tamb = 0 to +70°C Tamb = -40 to +85°C	See note 6		15 3 10	32 5 50 75	mA mA μA μA
R _{RST}	Internal reset pull-down resistor		50		225	kΩ
C _{IO}	Pin capacitance ¹¹ (except EA)			 -	15	pF

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- I_{CCMAX} at other frequencies is given by: Active mode: I_{CCMAX} = 1.50 × FREQ + 8; Idle mode: I_{CCMAX} = 0.14 × FREQ +2.31, where FREQ is the external oscillator frequency in MHz. I_{CCMAX} is given in mA. See Figure 23.
- See Figures 24 through 27 for I_{CC} test conditions.
- These values apply only to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, see table on previous page. Load capacitance for port 0, ALE, and $\overline{PSEN} = 100pF$, load capacitance for all other outputs = 80pF.
- Under steady state (non-transient) conditions, IoL must be externally limited as follows: Maximum IOL per port pin: 15mA (*NOTE: This is 85°C specification.)
 - Maximum IOL per 8-bit port:

26mA

Maximum total I_{OL} for all outputs: 71mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 10. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 11. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA, it is 25pF).

1996 Aug 16

20

7110826 0107959 TTO **FE**

87C51FA/87C51FB

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V^{1, 2, 3}

			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	16	Oscillator frequency -4, -5			3.5	16	MHz
		– A, –B			3.5	24	MHz
t _{LHLL}	16	ALE pulse width	85		2t _{CLCL} 40		ns
t _{AVLL}	16	Address valid to ALE low	22		t _{CLCL} -40		ns
t _{LLAX}	16	Address hold after ALE low	32		t _{CLCL} -30		ns
t _{LLIV}	16	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	16	ALE low to PSEN low	32		t _{CLCL} -30		ns
t _{PLPH}	16	PSEN pulse width	142		3t _{CLCL} -45	**	ns
t _{PLIV} 4	16	PSEN low to valid instruction in		82		3t _{CLCL} -105	ns
t _{PXIX}	16	Input instruction hold after PSEN	0		0	0101	ns
t _{PXIZ}	16	Input instruction float after PSEN		37		t _{CLCL} -25	ns
t _{AVIV}	16	Address to valid instruction in		207		5t _{CLCL} -105	ns
t _{PLAZ}	16	PSEN low to address float		10		10	ns
Data Memo	ry						
t _{RLRH}	17, 18	RD pulse width	275		6t _{CLCL} -100		ns
twLwH	17, 18	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	17, 18	RD low to valid data in		147	<u> </u>	5t _{CLCL} -165	ns
t _{RHDX}	17, 18	Data hold after RD	0		0	0202	ns
t _{RHDZ}	17, 18	Data float after RD		65	***	2t _{CLCL} -60	ns
t _{LLDV}	17, 18	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	17, 18	Address to valid data in		397		9t _{CLCL} -165	ns
tLLWL	17, 18	ALE low to RD or WR low	137	237	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	17, 18	Address valid to WR low or RD low	122		4t _{CLCL} -130	0202	ns
tovwx	17, 18	Data valid to WR transition	13		t _{CLCL} -50		ns
twHQX	17, 18	Data hold after WR	13		t _{CLCL} -50		ns
^t avwн	18	Data valid to WR high	287		7t _{CLCL} -150		ns
t _{RLAZ}	17, 18	RD low to address float		0	0202	0	ns
twhLH	17, 18	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External C	lock			1	OLOE	- OLOL	
tchcx	20	High time	20		20		ns
tclcx	20	Low time	20		20		ns
t _{CLCH}	20	Rise time		20		20	ns
tchcL	20	Fall time		20		20	ns
Shift Regis							1
† _{XLXL}	19	Serial port clock cycle time	750		12t _{CLCL}		ns
t _{QVXH}	19	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
txHQX	19	Output data hold after clock rising edge	8	1	2t _{CLCL} -117		ns
txHDX	19	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	19	Clock rising edge to input data valid	 _	492		10t _{CLCL} -133	ns

4. See Application Note AN457.

1996 Aug 16

7110826 0107960 712 📟

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 87C51FA/FB to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0

87C51FA/87C51FB

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V^{1, 2, 3}$

			24MHz	CLOCK	VARIABLE	CLOCK4	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	16	Oscillator frequency Speed versions: A, B (24MHz)	3.5	24	3.5	24	MHz
t _{LHLL}	16	ALE pulse width	43		2t _{CLCL} -40		ns
t _{AVLL}	16	Address valid to ALE low	17		t _{CLCL} -25		ns
t _{LLAX}	16	Address hold after ALE low	17		t _{CLCL} -25		ns
t _{LLIV}	16	ALE low to valid instruction in		102		4t _{CLCL} -65	ns
t _{LLPL}	16	ALE low to PSEN low	17		t _{CLCL} -25		ns
t _{PLPH}	16	PSEN pulse width	80		3t _{CLCL} -45		ns
t _{PLIV}	16	PSEN low to valid instruction in		65		3t _{CLCL} -60	ns
t _{PXIX}	16	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	16	Input instruction float after PSEN		17		t _{CLCL} -25	ns
t _{AVIV}	16	Address to valid instruction in		128		5t _{CLCL} -80	ns
t _{PLAZ}	16	PSEN low to address float		10		10	ns
Data Memo	ory			<u></u>			1
t _{RLRH}	17, 18	RD pulse width	150		6t _{CLCL} -100		ns
twLWH	17, 18	WR pulse width	150		6t _{CLCL} -100		ns
t _{RLDV}	17, 18	RD low to valid data in		118	- OLOC 100	5t _{CLCL} -90	ns
t _{RHDX}	17, 18	Data hold after RD	0		0	TICLOL OF	ns
t _{RHDZ}	17, 18	Data float after RD		55		2t _{CLCL} -28	ns
t _{LLDV}	17, 18	ALE low to valid data in		183		8t _{CLCL} -150	ns
t _{AVDV}	17, 18	Address to valid data in		210		9t _{CLCL} -165	ns
t _{LLWL}	17, 18	ALE low to RD or WR low	75	175	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	17, 18	Address valid to WR low or RD low	92		4t _{CLCL} -75	- CLOL . TO	ns
tavwx	17, 18	Data valid to WR transition	12	 	t _{CLCL} -30		ns
twhax	17, 18	Data hold after WR	17		t _{CLCL} -25		ns
t _{QVWH}	18	Data valid to WR high	162		7t _{CLCL} -130		ns
t _{RLAZ}	17, 18	RD low to address float		0	T-CECE 100	0	ns
twhLH	17, 18	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
External C	lock	<u> </u>		1 1	CLOL 20	ACLCL 120	
tchcx	20	High time	17	1 7	17	tclcl-tclcx	ns
tclcx	20	Low time	17		17	tolor-tolox	ns
t _{CLCH}	20	Rise time	- 	5	• • • • • • • • • • • • • • • • • • • •	5	ns
tCHCL	20	Fall time		5		5	ns
Shift Regis		L			<u> </u>	<u> </u>	113
txLXL	19	Serial port clock cycle time	505		12t _{CLCL}		ns
t _{QVXH}	19	Output data setup to clock rising edge	283	-	10t _{CLCL} -133		ns
txHQX	19	Output data hold after clock rising edge	3		2t _{CLCL} -80		
t _{XHDX}	19	Input data hold after clock rising edge	0		0		ns
VIIDV	19	Clock rising edge to input data valid					ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 87C51FA/FB to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0

Variable clock is specified for oscillator frequencies greater than 16MHz to 33MHz. For frequencies equal or less than 16MHz, see 16MHz "AC Electrial Characteristics", page 21.

1996 Aug 16

22

7110826 0107961 659 📟

87C51FA/87C51FB

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always "(= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to ALE low.

t_{LLPL}= Time for ALE low to PSEN low.




Figure 16. External Program Memory Read Cycle




Figure 17. External Data Memory Read Cycle

1996 Aug 16

23

7110826 0107962 595 📟

87C51FA/87C51FB




Figure 18. External Data Memory Write Cycle




Figure 19. Shift Register Mode Timing




Figure 20. External Clock Drive

1996 Aug 16

24

| 7110826 0107963 421 📟

87C51FA/87C51FB




Figure 21. AC Testing Input/Output





Figure 22. Float Waveform



 $\mbox{Figure 23. } \mbox{I}_{\mbox{CC}} \mbox{ vs. FREQ} \\ \mbox{Valid only within frequency specifications of the device under test} \\$

1996 Aug 16

25

. 7110826 0107964 368 🚥

87C51FA/87C51FB




Figure 24. I_{CC} Test Condition, Active Mode All other pins are disconnected




Figure 25. I_{CC} Test Condition, Idle Mode All other pins are disconnected




Figure 26. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes $t_{CLCH} = t_{CHCL} = 5$ ns




Figure 27. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2V to 5.5V

87C51FA/87C51FB

EPROM CHARACTERISTICS

The 87C51FA/FB is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for VPP (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C51FA/FB contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C51FA/FB manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 28 and 29. Figure 30 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 28. Note that the 87C51FA/FB is running with a 3.5MHz to 12MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 28. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 15 to 25 times as shown in Figure 29.

To program the encryption table, repeat the 15 to 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted

To program the security bits, repeat the 15 to 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified VPP level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 30. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = B1H indicates 87C51FA B2H indicates 87C51FB

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be

Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm security bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm security bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES:

- '0' = Valid low for that pin, '1' = valid high for that pin.
- $V_{PP} = 12.75V \pm 0.25V$.
- $V_{CC} = 5V \pm 10\%$ during programming and verification. ALE/PROG receives 15 to 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 50 μ s to 100 μ s and high for a minimum of 10us.

1996 Aug 16

27

7110856 0107966 130 🖿

[™]Trademark phrase of Intel Corporation.

87C51FA/87C51FB




Figure 28. Programming Configuration




Figure 29. PROG Waveform




Figure 30. Program Verification

1996 Aug 16

28


I 7110826 0107967 077 🚃

87C51FA/87C51FB

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to +27°C, $V_{CC} = 5V\pm10\%$, $V_{SS} = 0V$ (See Figure 31)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		<u> </u>
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μѕ
^t GHSL	V _{PP} hold after PROG	10		μs
^t GLGH	PROG width	50	100	μѕ
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs



NOTE:

FOR PROGRAMMING VERIFICATION SEE FIGURE 28. FOR VERIFICATION CONDITIONS SEE FIGURE 30.

Figure 31. EPROM Programming and Verification

1996 Aug 16


29

7110826 0107968 TO3 🖿

87C51FA/87C51FB

plastic dual in-line package; 40 leads (600 mil)

SOT129-1





DIMENSIONS (inch dimensions are derived from the original mm dimensions)

	, ` ` 			1											
UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	ME	мн	w	Z ⁽¹⁾ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERE	ENCES	EUROPEAN	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015AJ			92-11-17 95-01-14

1996 Aug 16

30

0590B 40-PIN (600 mils wide) CERAMIC DUAL IN-LINE (F) PACKAGE (WITH WINDOW (FA) PACKAGE)




1996 Aug 16

31 7110826 0107970 661 📟

87C51FA/87C51FB

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	A ₁ min.	A ₃	A ₄ max.	b _p	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	еD	€ E	H _D	HE	k	k ₁ max.	Lp	v	w	у		Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33			16.66 16.51	1.27	16.00 14.99	16.00 14.99				0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	0
inches	0.180 0.165	0.020	0.01			0.032 0.026								0.048 0.042		0.057 0.040	0.007	0.007	0.004	0.085	0.085	45°

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFERE	NCES	EUROPEAN	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT187-2	112E10	MO-047AC			92-11-17 95-02-25

1996 Aug 16

32

| 7110826 0107971 5T8 📟

1472A 44-PIN CERQUAD J-BEND (K) PACKAGE




1996 Aug 16

33

7110826 0107972 434 📼

87C51FA/87C51FB





UNIT	A max.	Αı	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	Q	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	2.10	0.25 0.05	1.85 1.65	0.25	0.40 0.20	0.25 0.14	10.1 9.9	10.1 9.9	0.8	12.9 12.3	12.9 12.3	1.3	0.95 0.55	0.85 0.75	0.15	0.15	0.1	1.2 0.8	1.2 0.8	10° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERE	EUROPEAN			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT307-2						92-11-17 95-02-04

1996 Aug 16

34

■ 7110826 0107973 370 **■**