# 川PMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP 


#### Abstract

General Description The MAX8893A/MAX8893B/MAX8893C power-management integrated circuits (PMICs) are designed for a variety of portable devices including cellular handsets. The PMICs include a high-efficiency step-down DC-DC converter, five low-dropout linear regulators (LDOs) with programmable output voltages, individual power-on/ off control inputs, a load switch, and a USB high-speed switch. These devices maintain high efficiency with a low no-load supply current, and the small $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP package makes them ideal for portable devices. The step-down DC-DC converter utilizes a proprietary 4MHz hysteretic PWM control scheme that allows for ultra-small external components. Internal synchronous rectification improves efficiency and eliminates the external Schottky diode that is required in conventional stepdown converters. Its output voltage is programmable by the $\mathrm{I}^{2} \mathrm{C}$ serial interface and output current is guaranteed up to 500 mA . LDO1, LDO4, and LDO5 offer low 45 $\mu$ VRMS output noise and low dropout of only 100 mV at 100 mA . They deliver up to $300 \mathrm{~mA}, 150 \mathrm{~mA}$, and 200 mA continuous output currents, respectively. LDO2 and LDO3 each deliver 300mA continuous output current with very low ground current. All LDO output voltages are programmable by the $1^{2} \mathrm{C}$ serial interface. Three standard versions of the PMIC are available with different LDO default startup voltages (see Table 1). The MAX8893A/MAX8893B/MAX8893C are available in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}, 30$-bump WLP package.

Applications

^[ Cellular Handsets Smartphones and PDAs ]


## Typical Operating Circuit appears at end of data sheet.

## بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP

## ABSOLUTE MAXIMUM RATINGS

IN1, IN2, BATT, COM1, COM2 to AGND..............-0.3V to +6.0V
BUCK, LS, ENLS, ENBUCK, ENLDO1, ENLDO2,
ENLDO3, ENLDO45, REFBP, LDO2, LDO3,
SCL, SDA, ENUSB, CB, NC1, NC2,
NO1, NO2 to AGND $\qquad$ -0.3 V to $\left(\mathrm{V}_{\text {BATT }}+0.3 \mathrm{~V}\right)$
LDO1, LDO4, LDO5 to AGND..................-0.3V to (VIN2 + 0.3V)
PGND to AGND....................................................-0.3V to +0.3V
LX Current ....................................................................1.5ARMS
LX to AGND (Note 1)................................-0.3V to (VIN1 + 0.3V)


Note 1: LX has internal clap diodes to PGND and IN1. Applications that forward bias these diodes should take care not to exceed the IC's package-dissipation limits.
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Typical Operating Circuit, VIN $=3.7 \mathrm{~V}, \mathrm{CBATT}=\mathrm{CIN} 1=\mathrm{CIN} 2=2.2 \mu \mathrm{~F}, \mathrm{CREFBP}=0.1 \mu \mathrm{~F}, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply Range |  | 2.7 |  | 5.5 | V |
| Shutdown Supply Current | $\mathrm{V}_{C B}=0 \mathrm{~V}$ or $\mathrm{VIN}^{2}, \mathrm{~V}_{\text {ENUSB }}=\mathrm{V}$ IN,$~ V E N L S=\mathrm{V}_{\text {ENBUCK }}=$ VENLDO1 $=\mathrm{V}_{\text {ENLDO2 }}=\mathrm{V}_{\text {ENLDO3 }}=\mathrm{V}_{\text {ENLDO }} 45=0 \mathrm{~V}$ |  | 0.6 | 5 | $\mu \mathrm{A}$ |
| No-Load Supply Current | No load on BUCK, LDO1, LDO2, LDO3, LDO4, and LDO5, VENUSB $=0 \mathrm{~V}$, VENLS $=$ VIN |  | 160 | 200 | $\mu \mathrm{A}$ |
| Light-Load Supply Current | BUCK on with $500 \mu \mathrm{~A}$ load, all LDOs on with no load, VENUSB $=0 V, V_{E N L S}=$ VIN |  | 315 |  | $\mu \mathrm{A}$ |
| UNDERVOLTAGE LOCKOUT |  |  |  |  |  |
| Undervoltage Lockout (Note 5) | VIN_rising | 2.70 | 2.85 | 3.05 | V |
|  | VIN_ falling |  | 2.35 | 2.55 |  |
| THERMAL SHUTDOWN |  |  |  |  |  |
| Thermal Shutdown Threshold | TA rising |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |
| REFERENCE |  |  |  |  |  |
| Reference Bypass Output Voltage |  | 0.786 | 0.800 | 0.814 | V |
| REF Supply Rejection | $2.7 \mathrm{~V} \leq \mathrm{V}$ IN $\leq 5.5 \mathrm{~V}$ |  | 0.2 |  | $\mathrm{mV} / \mathrm{V}$ |
| LOGIC AND CONTROL INPUTS |  |  |  |  |  |
| Input Low Level | ENLS, ENBUCK, ENLDO1, ENLDO2, ENLDO3, ENLDO45, $\overline{E N U S B}, S D A, S C L, 2.7 \mathrm{~V} \leq \mathrm{V}$ IN $\leq 5.5 \mathrm{~V}$ |  |  | 0.4 | V |
| Input High Level | ENLS, ENBUCK, ENLDO1, ENLDO2, ENLDO3, ENLDO45, ENUSB, SDA, SCL, $2.7 \mathrm{~V} \leq \mathrm{VIN} \leq 5.5 \mathrm{~V}$ | 1.4 |  |  | V |

## нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP

## ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $\mathrm{V} I \mathrm{~N}=3.7 \mathrm{~V}, \mathrm{C}_{B A T T}=\mathrm{C}_{\mathrm{N}} 1=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input Current | SDA, SCL, OV < VIN < 5.5V | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | 0.1 |  |  |  |
| ENUSB Pullup Resistor to BATT |  |  | 400 | 800 | 1600 | $\mathrm{k} \Omega$ |
| ENLS, ENBUCK, ENLDO1, ENLDO2, ENLDO3, ENLDO45, Pulldown Resistor to AGND |  |  | 400 | 800 | 1600 | $\mathrm{k} \Omega$ |
| STEP-DOWN DC-DC CONVERTER (BUCK) |  |  |  |  |  |  |
| Supply Current | ILOAD $=0 A$, no switching |  | 25 |  |  | $\mu \mathrm{A}$ |
| Programmable Output Voltage | ILOAD $=100 \mathrm{~mA}$, programmable output voltage 0.8 V to 2.4 V in 100 mV steps |  | 0.776 | 0.800 | 0.824 | V |
|  |  |  |  | 0.90 |  |  |
|  |  |  | 0.97 | 1.00 | 1.03 |  |
|  |  |  |  | 1.10 |  |  |
|  |  |  |  | 1.20 |  |  |
|  |  |  |  | 1.30 |  |  |
|  |  |  |  | 1.40 |  |  |
|  |  |  |  | 1.50 |  |  |
|  |  |  |  | 1.60 |  |  |
|  |  |  |  | 1.70 |  |  |
|  |  |  |  | 1.80 |  |  |
|  |  |  |  | 1.90 |  |  |
|  |  |  |  | 2.00 |  |  |
|  |  |  |  | 2.10 |  |  |
|  |  |  |  | 2.20 |  |  |
|  |  |  | 2.231 | 2.300 | 2.369 |  |
|  |  |  | 2.328 | 2.400 | 2.472 |  |
| Output-Voltage Line Regulation | V IN $=2.7 \mathrm{~V}$ to 5.5 V |  | 0.3 |  |  | \%/V |
| LX Leakage Current | $V_{L X}=0 \mathrm{~V}$ or 5.5 V | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |
| Current Limit | p-MOSFET switch |  | 600 | 990 | 1500 | mA |
|  | n-MOSFET rectifier |  | 400 | 700 | 1300 |  |
| On-Resistance | p-MOSFET switch, ILX = -40mA |  |  | 0.65 |  | $\Omega$ |
|  | n-MOSFET rectifier, ILX $=40 \mathrm{~mA}$ |  | 0.4 |  |  |  |
| Rectifier Off Current Threshold | ILXOFF |  | 30 |  |  | mA |
| Minimum On- and Off-Times | ton, toff |  | 70 |  |  | ns |
| Shutdown Output Resistance | BUCK_ADEN $=1, V_{\text {ENBUCK }}=0 V$ |  | 300 |  |  | $\Omega$ |

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

ELECTRICAL CHARACTERISTICS (continued)
(Typical Operating Circuit, $\mathrm{V} I \mathrm{~N}=3.7 \mathrm{~V}, \mathrm{CBATT}=\mathrm{CIN1}=\mathrm{CIN} 2=2.2 \mu \mathrm{~F}, \mathrm{CREFBP}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDO1 |  |  |  |  |  |
| Input Voltage Range |  | 2.7 |  | 5.5 | V |
| Programmable Output Voltage | LLOAD $=25 \mathrm{~mA}$, programmable output voltage 1.6 V to 3.3 V in 100 mV steps | 1.552 | 1.600 | 1.648 | V |
|  |  |  | 1.70 |  |  |
|  |  |  | 1.80 |  |  |
|  |  |  | 1.90 |  |  |
|  |  |  | 2.00 |  |  |
|  |  |  | 2.10 |  |  |
|  |  |  | 2.20 |  |  |
|  |  |  | 2.30 |  |  |
|  |  |  | 2.40 |  |  |
|  |  |  | 2.50 |  |  |
|  |  |  | 2.60 |  |  |
|  |  |  | 2.70 |  |  |
|  |  |  | 2.80 |  |  |
|  |  |  | 2.90 |  |  |
|  |  | 2.910 | 3.000 | 3.090 |  |
|  |  |  | 3.1 |  |  |
|  |  |  | 3.2 |  |  |
|  |  | 3.201 | 3.300 | 3.399 |  |
| Output Voltage Accuracy | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ with $\operatorname{ILOAD}=1 \mathrm{~mA}$, and V IN $=3.2 \mathrm{~V}$ with ILOAD $=300 \mathrm{~mA}(\mathrm{MAX} 8893 \mathrm{~A})$ | 2.716 | 2.800 | 2.884 | V |
|  | $\mathrm{VIN}=5.5 \mathrm{~V}$ with $\mathrm{ILOAD}=1 \mathrm{~mA}$, and <br> VIN $=3.0 \mathrm{~V}$ with ILOAD $=300 \mathrm{~mA}(\mathrm{MAX} 8893 \mathrm{~B})$ | 2.522 | 2.600 | 2.678 |  |
|  | V IN $=5.5 \mathrm{~V}$ with $\mathrm{ILOAD}=1 \mathrm{~mA}$, and <br> V IN $=2.7 \mathrm{~V}$ with ILOAD $=300 \mathrm{~mA}(\mathrm{MAX} 8893 \mathrm{C})$ | 1.746 | 1.800 | 1.854 |  |
| Output Current |  |  |  | 300 | mA |
| Current Limit | $\mathrm{V}_{\text {LDO1 }}=0 \mathrm{~V}$ |  | 550 |  | mA |
| Dropout Voltage | ILOAD $=200 \mathrm{~mA}, \mathrm{~T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |  | 200 |  | mV |
| Load Regulation | $\begin{aligned} & 1 \mathrm{~mA}<\text { ILOAD }<300 \mathrm{~mA} \\ & \text { VENLDO1 }^{\text {V VATT }} \end{aligned}$ |  | 25 |  | mV |
| Power-Supply Rejection $\Delta \mathrm{V}$ LDO1/ $/ \mathrm{V}$ IN2 | 10 Hz to $10 \mathrm{kHz}, \mathrm{CLDO} 1=1 \mu \mathrm{~F}, \mathrm{LLOAD}=30 \mathrm{~mA}$ |  | 75 |  | dB |
| Output Noise Voltage | 100 Hz to $100 \mathrm{kHz}, \mathrm{CLDO} 1=1 \mu \mathrm{~F}, \mathrm{~L}$ LOAD $=30 \mathrm{~mA}$ |  | 45 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Output Capacitor for Stable Operation (Note 6) | OmA < ILOAD < 300mA | 1.4 | 2.2 |  | $\mu \mathrm{F}$ |
|  | 0 mA < ILOAD < 150mA | 0.7 | 1.0 |  |  |
| Ground Current | ILOAD $=500 \mu \mathrm{~A}$ |  | 21 |  | $\mu \mathrm{A}$ |
| Startup Time from Shutdown | CLDO1 $=2.2 \mu \mathrm{~F}, \mathrm{ILOAD}=300 \mathrm{~mA}$ |  | 40 |  | $\mu \mathrm{s}$ |
| Shutdown Output Resistance | LDO1_ADEN $=1, \mathrm{~V}$ ENLDO1 $=0 \mathrm{~V}$ |  | 300 |  | $\Omega$ |

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

## ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $\mathrm{V} I \mathrm{~N}=3.7 \mathrm{~V}, \mathrm{C}_{B A T T}=\mathrm{C}_{\mathrm{N}} 1=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDO2 |  |  |  |  |  |
| Input Voltage Range |  | 2.7 |  | 5.5 | V |
| Programmable Output Voltage | ILOAD $=25 \mathrm{~mA}$, programmable output voltage 1.2 V to 3.3 V in 100 mV steps | 1.164 | 1.200 | 1.236 | V |
|  |  |  | 1.30 |  |  |
|  |  |  | 1.40 |  |  |
|  |  |  | 1.50 |  |  |
|  |  |  | 1.60 |  |  |
|  |  |  | 1.70 |  |  |
|  |  |  | 1.80 |  |  |
|  |  |  | 1.90 |  |  |
|  |  |  | 2.00 |  |  |
|  |  |  | 2.10 |  |  |
|  |  | 2.134 | 2.200 | 2.266 |  |
|  |  |  | 2.30 |  |  |
|  |  |  | 2.40 |  |  |
|  |  |  | 2.50 |  |  |
|  |  |  | 2.60 |  |  |
|  |  |  | 2.70 |  |  |
|  |  |  | 2.80 |  |  |
|  |  |  | 2.90 |  |  |
|  |  |  | 3.00 |  |  |
|  |  |  | 3.10 |  |  |
|  |  |  | 3.20 |  |  |
|  |  | 3.201 | 3.300 | 3.399 |  |
| Output Voltage Accuracy | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ with $\mathrm{ILOAD}=1 \mathrm{~mA}$, and $\mathrm{V} I \mathrm{~N}=3.0 \mathrm{~V}$ with $\mathrm{ILOAD}=300 \mathrm{~mA}$ | 2.522 | 2.600 | 2.678 | V |
| Output Current |  |  |  | 300 | mA |
| Current Limit | VLDO2 $=0 \mathrm{~V}$ |  | 550 |  | mA |
| Dropout Voltage | ILOAD $=200 \mathrm{~mA}, \mathrm{TA}^{\text {a }}=+25^{\circ} \mathrm{C}$ |  | 200 |  | mV |
| Load Regulation | $\begin{aligned} & 1 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<300 \mathrm{~mA} \\ & \text { VENLDO }=\text { V BATT } \end{aligned}$ |  | 25 |  | mV |
| Power-Supply Rejection $\Delta V_{\text {LDO2 } / \Delta}$ VBATT | 10 Hz to $10 \mathrm{kHz}, \mathrm{CLDO} 2=1 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  | 60 |  | dB |
| Output Noise Voltage | 100 Hz to $100 \mathrm{kHz}, \mathrm{CLDO} 2=1 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  | 80 |  | $\mu \mathrm{V}$ RMS |
| Output Capacitor for Stable Operation (Note 6) | OmA < ILOAD < 300mA | 1.4 | 2.2 |  | $\mu \mathrm{F}$ |
|  | OmA < ILOAD < 150mA | 0.7 | 1.0 |  |  |
| Ground Current | ILOAD $=500 \mu \mathrm{~A}$ |  | 21 |  | $\mu \mathrm{A}$ |
| Startup Time from Shutdown | CLDO2 $=1 \mu \mathrm{~F}, \mathrm{ILOAD}=300 \mathrm{~mA}$ |  | 40 |  | $\mu \mathrm{s}$ |
| Shutdown Output Resistance | LDO2_ADEN $=1, \mathrm{~V}$ ENLDO2 $=0 \mathrm{~V}$ |  | 300 |  | $\Omega$ |

## بPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

ELECTRICAL CHARACTERISTICS (continued)
(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDO3 |  |  |  |  |  |
| Input Voltage Range |  | 2.7 |  | 5.5 | V |
| Programmable Output Voltage | ILOAD $=25 \mathrm{~mA}$, programmable output voltage 1.6 V to 3.3 V in 100 mV steps | 1.552 | 1.600 | 1.648 | V |
|  |  |  | 1.70 |  |  |
|  |  |  | 1.80 |  |  |
|  |  |  | 1.90 |  |  |
|  |  |  | 2.00 |  |  |
|  |  |  | 2.10 |  |  |
|  |  |  | 2.20 |  |  |
|  |  |  | 2.30 |  |  |
|  |  |  | 2.40 |  |  |
|  |  |  | 2.50 |  |  |
|  |  |  | 2.60 |  |  |
|  |  |  | 2.70 |  |  |
|  |  |  | 2.80 |  |  |
|  |  |  | 2.90 |  |  |
|  |  | 2.910 | 3.000 | 3.090 |  |
|  |  |  | 3.10 |  |  |
|  |  |  | 3.20 |  |  |
|  |  | 3.201 | 3.300 | 3.399 |  |
| Output Voltage Accuracy | $\begin{aligned} & \mathrm{V} I \mathrm{~N}=5.5 \mathrm{~V} \text { with } \operatorname{ILOAD}=1 \mathrm{~mA}, \text { and } \\ & \mathrm{V} \mathrm{IN}=3.7 \mathrm{~V} \text { with } \mathrm{ILOAD}=300 \mathrm{~mA} \end{aligned}$ | 3.201 | 3.300 | 3.399 | V |
| Output Current |  |  |  | 300 | mA |
| Current Limit | VLDO3 $=0 \mathrm{~V}$ |  | 550 |  | mA |
| Dropout Voltage | ILOAD $=200 \mathrm{~mA}, \mathrm{~T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |  | 200 |  | mV |
| Load Regulation | $\begin{aligned} & 1 \mathrm{~mA}<\text { LIOAD }^{<} 300 \mathrm{~mA} \\ & \text { V }_{\text {ENLDO3 }}=V_{\text {BATT }} \end{aligned}$ |  | 25 |  | mV |
| Power-Supply Rejection $\triangle V_{\text {LDO3 }} / \Delta V_{B A T T}$ | 10 Hz to $10 \mathrm{kHz}, \mathrm{CLDO} 3=1 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  | 60 |  | dB |
| Output Noise Voltage | 100 Hz to $100 \mathrm{kHz}, \mathrm{CLDO} 3=1 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  | 80 |  | $\mu \mathrm{V}$ RMS |
| Output Capacitor for Stable Operation (Note 6) | OmA < ILOAD < 300mA | 1.4 | 2.2 |  | $\mu \mathrm{F}$ |
|  | OmA < ILOAD < 150mA | 0.7 | 1.0 |  |  |
| Ground Current | ILOAD $=500 \mu \mathrm{~A}$ |  | 21 |  | $\mu \mathrm{A}$ |
| Startup Time from Shutdown | CLDO3 $=2.2 \mu \mathrm{~F}, \mathrm{ILOAD}=300 \mathrm{~mA}$ |  | 40 |  | $\mu \mathrm{s}$ |
| Shutdown Output Resistance | LDO3_ADEN $=1, \mathrm{~V}$ ENLDO3 $=0 \mathrm{~V}$ |  | 300 |  | $\Omega$ |

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

## ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $\mathrm{V} I \mathrm{~N}=3.7 \mathrm{~V}, \mathrm{C}_{B A T T}=\mathrm{C}_{\mathrm{N}} 1=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| LDO4 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range |  | 2.7 |  | 5.5 | V |
| Programmable Output Voltage | ILOAD $=25 \mathrm{~mA}$, programmable output voltage 0.8 V to 3.3 V in 100 mV steps | 0.776 | 0.800 | 0.824 | V |
|  |  |  | 0.90 |  |  |
|  |  |  | 1.00 |  |  |
|  |  |  | 1.10 |  |  |
|  |  |  | 1.20 |  |  |
|  |  |  | 1.30 |  |  |
|  |  | 1.358 | 1.400 | 1.442 |  |
|  |  |  | 1.50 |  |  |
|  |  |  | 1.60 |  |  |
|  |  |  | 1.70 |  |  |
|  |  |  | 1.80 |  |  |
|  |  |  | 1.90 |  |  |
|  |  |  | 2.00 |  |  |
|  |  |  | 2.10 |  |  |
|  |  |  | 2.20 |  |  |
|  |  |  | 2.30 |  |  |
|  |  |  | 2.40 |  |  |
|  |  |  | 2.50 |  |  |
|  |  |  | 2.60 |  |  |
|  |  |  | 2.70 |  |  |
|  |  |  | 2.80 |  |  |
|  |  |  | 2.90 |  |  |
|  |  |  | 3.00 |  |  |
|  |  |  | 3.10 |  |  |
|  |  |  | 3.20 |  |  |
|  |  | 3.201 | 3.300 | 3.399 |  |
| Output Voltage Accuracy | $\mathrm{V} I \mathrm{~N}=5.5 \mathrm{~V}$ with $\operatorname{ILOAD}=1 \mathrm{~mA}$, and V IN $=3.4 \mathrm{~V}$ with $\operatorname{LLOAD}=$ 150mA (MAX8893A) | 2.910 | 3.000 | 3.090 | V |
|  | VIN $=5.5 \mathrm{~V}$ with ILOAD $=1 \mathrm{~mA}$, and $\mathrm{VIN}=3.7 \mathrm{~V}$ with ILOAD $=150 \mathrm{~mA}$ (MAX8893B/MAX8893C) | 3.201 | 3.300 | 3.399 |  |
| Output Current |  |  |  | 150 | mA |
| Current Limit | $\mathrm{V}_{\text {LDO }}=0 \mathrm{~V}$ |  | 360 |  | mA |
| Dropout Voltage | ILOAD $=100 \mathrm{~mA}$ |  | 100 |  | mV |
| Load Regulation | $1 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<150 \mathrm{~mA}$, $\mathrm{V}_{\text {ENLDO4 }}=\mathrm{V}_{\text {BATT }}$ |  | 25 |  | mV |
| Power-Supply Rejection $\Delta V L D O 4 / \Delta \mathrm{V}$ IN2 | 10 Hz to $10 \mathrm{kHz}, \mathrm{CLDO} 4=1 \mu \mathrm{~F}, \mathrm{LLOAD}=30 \mathrm{~mA}$ |  | 75 |  | dB |
| Output Noise Voltage | 100 Hz to $100 \mathrm{kHz}, \mathrm{CLDO} 4=1 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  | 45 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Output Capacitor for Stable Operation | OmA < ILOAD < 150mA ( Note 6) | 0.7 | 1.0 |  | $\mu \mathrm{F}$ |

## $\mu$ PMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

ELECTRICAL CHARACTERISTICS (continued)
(Typical Operating Circuit, $\mathrm{V}_{\mathrm{V}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) $($ Notes 3, 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ground Current | ILOAD $=500 \mu \mathrm{~A}$ |  | 21 |  | $\mu \mathrm{A}$ |
| Startup Time from Shutdown | CLDO4 $=1.0 \mu \mathrm{~F}, \mathrm{ILOAD}=150 \mathrm{~mA}$ |  | 40 |  | $\mu \mathrm{s}$ |
| Shutdown Output Resistance | LDO4_ADEN $=1, \mathrm{~V}$ ENLDO4 $=0 \mathrm{~V}$ |  | 300 |  | $\Omega$ |
| LDO5 |  |  |  |  |  |
| Input Voltage Range |  | 2.7 |  | 5.5 | V |
| Programmable Output Voltage | ILOAD $=100 \mathrm{~mA}$, programmable output voltage 0.8 V to 3.3 V in 100 mV steps | 0.776 | 0.800 | 0.824 | V |
|  |  |  | 0.90 |  |  |
|  |  |  | 1.00 |  |  |
|  |  |  | 1.10 |  |  |
|  |  |  | 1.20 |  |  |
|  |  |  | 1.30 |  |  |
|  |  | 1.358 | 1.400 | 1.442 |  |
|  |  |  | 1.50 |  |  |
|  |  |  | 1.60 |  |  |
|  |  |  | 1.70 |  |  |
|  |  |  | 1.80 |  |  |
|  |  |  | 1.90 |  |  |
|  |  |  | 2.00 |  |  |
|  |  |  | 2.10 |  |  |
|  |  |  | 2.20 |  |  |
|  |  |  | 2.30 |  |  |
|  |  |  | 2.40 |  |  |
|  |  |  | 2.50 |  |  |
|  |  |  | 2.60 |  |  |
|  |  |  | 2.70 |  |  |
|  |  |  | 2.80 |  |  |
|  |  |  | 2.90 |  |  |
|  |  |  | 3.00 |  |  |
|  |  |  | 3.10 |  |  |
|  |  |  | 3.20 |  |  |
|  |  | 3.201 | 3.300 | 3.399 |  |
| Output Voltage Accuracy | $\mathrm{V} I \mathrm{~N}=5.5 \mathrm{~V}$ with $\operatorname{ILOAD}=1 \mathrm{~mA}$, <br> and V IN $=3.4 \mathrm{~V}$ with $\operatorname{LLOAD}=150 \mathrm{~mA}(\mathrm{MAX} 8893 \mathrm{~A})$ | 0.970 | 1.000 | 1.030 | V |
|  | $\mathrm{V} I \mathrm{~N}=5.5 \mathrm{~V}$ with $\mathrm{ILOAD}=1 \mathrm{~mA}$, <br> and $\mathrm{V} I \mathrm{~N}=3.4 \mathrm{~V}$ with ILOAD $=150 \mathrm{~mA}(\mathrm{MAX8893B})$ | 2.716 | 2.800 | 2.884 |  |
|  | $\begin{aligned} & \mathrm{VIN}=5.5 \mathrm{~V} \text { with } \operatorname{LLOAD}=1 \mathrm{~mA}, \\ & \text { and } \mathrm{V} I \mathrm{~N}=3.4 \mathrm{~V} \text { with } \operatorname{ILOAD}=150 \mathrm{~mA}(\mathrm{MAX} 8893 \mathrm{C}) \end{aligned}$ | 2.910 | 3.000 | 3.090 |  |
| Output Current |  |  |  | 200 | mA |
| Current Limit | VLDO5 $=0 \mathrm{~V}$ |  | 460 |  | mA |
| Dropout Voltage | ILOAD $=100 \mathrm{~mA}$ |  | 100 |  | mV |

## нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP

## ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $\mathrm{V}_{I N}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load Regulation | $\begin{aligned} & 1 \mathrm{~mA}<\text { ILOAD }<150 \mathrm{~mA} \\ & \text { V }_{\text {ENLDO5 }}=\text { VBATT } \end{aligned}$ |  | 25 |  |  | mV |
| Power-Supply Rejection $\Delta \mathrm{V}_{\mathrm{LDO}} / \Delta \mathrm{V}_{\text {IN2 }}$ | 10 Hz to $10 \mathrm{kHz}, \mathrm{CLDO5}=1 \mu \mathrm{~F}, \mathrm{~L}$ LOAD $=30 \mathrm{~mA}$ |  |  | 75 |  | dB |
| Output Noise Voltage | 100 Hz to $100 \mathrm{kHz}, \mathrm{CLDO} 5=1 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  |  | 45 |  | $\mu \mathrm{V}$ RMS |
| Output Capacitor for Stable Operation (Note 6) | OmA < ILOAD < 200mA |  | 1.4 | 2.2 |  | $\mu \mathrm{F}$ |
|  | OmA < ILOAD < 150mA |  | 0.7 | 1.0 |  |  |
| Ground Current | ILOAD $=500 \mu \mathrm{~A}$ |  |  | 21 |  | $\mu \mathrm{A}$ |
| Startup Time from Shutdown | CLDO5 $=2.2 \mu \mathrm{~F}, \mathrm{ILOAD}=200 \mathrm{~mA}$ |  |  | 40 |  | $\mu \mathrm{s}$ |
| Shutdown Output Resistance | LDO5_ADEN $=1, \mathrm{VENLDO5}=0 \mathrm{~V}$ |  |  | 300 |  | $\Omega$ |
| USB HIGH-SPEED SWITCH |  |  |  |  |  |  |
| Operating Power-Supply Range |  |  | 2.7 |  | 5.5 | V |
| Supply Current | $V{ }_{\text {ENUSB }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CB }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {BATT }}$ | $\mathrm{V}_{\text {BATT }}=3.0 \mathrm{~V}$ | 0.6 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {BATT }}=5.5 \mathrm{~V}$ |  | 3 |  |  |
| Fault Protection Trip Threshold (VFP) | COM_ only, $\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { VIN }+ \\ 0.6 \end{gathered}$ | $\begin{gathered} \text { VIN }+ \\ 0.8 \end{gathered}$ | $\begin{gathered} \text { VIN + } \\ 1.0 \end{gathered}$ | V |
| On-Resistance (Ron) | $\mathrm{VCOM}_{-}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {BATT }}$ |  |  | 5 | 10 | $\Omega$ |
|  | $\mathrm{V}_{\text {COM }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=3.0 \mathrm{~V}$ |  | 5.5 |  |  |  |
| On-Resistance Match Between Channels ( $\triangle$ RON) | $\mathrm{V}_{\text {BATT }}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2 \mathrm{~V}($ Note 7$)$ |  |  | 0.1 | 1 | $\Omega$ |
| On-Resistance Flatness (RFLAT) | $\mathrm{V}_{\text {BATT }}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {IN }}($ Note 8) |  |  | 0.1 |  | $\Omega$ |
| Off-Leakage Current (ICOM_(OFF)) | $\begin{aligned} & \mathrm{V}_{\mathrm{BATT}}=4.5 \mathrm{~V}, \mathrm{VCOM}_{-}=0 \mathrm{~V} \text { or } 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {NO_ }}, \mathrm{VNC}_{-}=4.5 \mathrm{~V} \text { or } 0 \mathrm{~V} \end{aligned}$ |  | -250 |  | +250 | nA |
|  | $\mathrm{V}_{\text {BATT }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0 \mathrm{~V}$ or 5.5 V , <br> VNO_, $^{\text {V }}$, |  |  |  | 180 | $\mu \mathrm{A}$ |
| On-Leakage Current (ICOM_(ON)) | $\mathrm{V}_{\text {BATT }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0 \mathrm{~V}$ or 5.5 V , VNO_, and VNC_ are unconnected |  | -250 |  | +250 | nA |
| USB HIGH-SPEED SWITCH AC PERFORMANCE |  |  |  |  |  |  |
| On-Channel -3dB Bandwidth (BW) | $R_{L}=R_{S}=50 \Omega$, signal $=0 \mathrm{dBm}$ |  | 950 |  |  | MHz |
| Off-Isolation (VISO) | $\mathrm{V}_{\mathrm{NO}}^{-}, \mathrm{V}_{\mathrm{NC}}^{-},=0 \mathrm{dBm},$ $R L=R S=50 \Omega,$ <br> Figure 1 | $\mathrm{f}=10 \mathrm{MHz}$ |  | -48 |  | dB |
|  |  | $\mathrm{f}=250 \mathrm{MHz}$ |  | -20 |  |  |
|  |  | $f=500 \mathrm{MHz}$ |  | -17 |  |  |
| Crosstalk (VCT) | $\begin{aligned} & \mathrm{V}_{\text {NO_ }}, V_{N C_{-}}=0 \mathrm{dBm}, \\ & \mathrm{RL}_{\mathrm{L}}=\mathrm{RS}=50 \Omega, \\ & \text { Figure } 1 \text { (Note } 9 \text { ) } \\ & \hline \end{aligned}$ | $\mathrm{f}=10 \mathrm{MHz}$ |  | -73 |  | dB |
|  |  | $\mathrm{f}=250 \mathrm{MHz}$ |  | -54 |  |  |
|  |  | $f=500 \mathrm{MHz}$ |  | -33 |  |  |
| USB HIGH-SPEED SWITCH LOGIC INPUT (CB) |  |  |  |  |  |  |
| Input Logic-High (VIH) |  |  | 1.4 |  |  | V |
| Input Logic-Low (VIL) |  |  |  |  | 0.4 | V |
| Input Leakage Current (IIN) |  |  | -250 |  | +250 | nA |

## بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

ELECTRICAL CHARACTERISTICS (continued)
(Typical Operating Circuit, $\mathrm{V}_{I N}=3.7 \mathrm{~V}, \mathrm{CBATT}^{2}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{CREFBP}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| USB HIGH-SPEED SWITCH DYNAMIC |  |  |  |  |  |
| Turn-On Time (ton) | $\mathrm{V}_{\text {NO_ }}$ or $\mathrm{V}_{\text {NC_ }}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{V}_{\text {/ENUSB }}=$ $V_{\text {BATT }}$ to OV, Figure 2 |  | 1 | 5 | $\mu \mathrm{s}$ |
| Turn-Off Time (toff) | $\mathrm{V}_{\text {NO_ }}$ or $\mathrm{V}_{\text {NC_ }}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{V}_{\text {/ENUSB }}=$ OV to VBatt, Figure 2 |  | 1 | 5 | $\mu \mathrm{s}$ |
| Propagation Delay (tPLH, tPHL) | $R L=R S=50 \Omega$, Figure 3 |  | 100 |  | ps |
| Fault Protection Response Time (tFp) | $V_{C O M}=0 \mathrm{~V}$ to 5 V step, $R \mathrm{~L}=\mathrm{RS}=50 \Omega$, $\mathrm{V}_{\text {BATT }}=3.3 \mathrm{~V}$, Figure 4 | 0.5 |  | 5.0 | $\mu \mathrm{s}$ |
| Fault Protection Recovery Time (tFPR) | $\mathrm{V}_{\text {COM }}=5 \mathrm{~V}$ to 0 V step, $R \mathrm{~L}=\mathrm{RS}=50 \Omega$, $\mathrm{V}_{\text {BATT }}=3.3 \mathrm{~V}$, Figure 4 |  |  | 100 | $\mu \mathrm{s}$ |
| Output Skew Between Switches (tSK) | Skew between switch 1 and $2, R L=R S=50 \Omega$, Figure 3 (Note 6) |  | 40 |  | ps |
| NO_ or NC_ Off-Capacitance (CNO(OFF) or CNC(OFF)) | $\mathrm{f}=1 \mathrm{MHz}$, Figure 5 (Note 6) |  | 2 |  | pF |
| COM Off-Capacitance (CCOM(OFF)) (Note 6) | $f=1 \mathrm{MHz}$, Figure 5 |  | 5.5 |  | pF |
|  | $\mathrm{f}=240 \mathrm{MHz}$, Figure 5 |  | 4.8 |  |  |
| COM On-Capacitance (CCOM(ON)) (Note 6) | $f=1 \mathrm{MHz}$, Figure 5 |  | 6.5 |  | pF |
|  | $f=240 \mathrm{MHz}$, Figure 5 |  | 5.5 |  |  |
| Total Harmonic Distortion Plus Noise | $\begin{aligned} & \mathrm{VCOM}_{-}=1 \mathrm{VP}-\mathrm{P}, \mathrm{~V}_{\mathrm{BI}} \mathrm{AS}=1 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=\mathrm{RS}=50 \Omega, \mathrm{f}=20 \mathrm{~Hz} \text { to } \\ & 20 \mathrm{kHz} \end{aligned}$ |  | 0.03 |  | \% |

USB HIGH-SPEED SWITCH—ESD PROTECTION

| $\begin{aligned} & \text { ENUSB, CB, NC1, NC2, NO1, } \\ & \text { NO2 } \end{aligned}$ | Human Body Model | $\pm 2$ | kV |
| :---: | :---: | :---: | :---: |
| COM1, COM2 | Human Body Model | $\pm 15$ | kV |
|  | IEC 61000-4-2 Air-Gap Discharge | $\pm 15$ |  |
|  | IEC 61000-4-2 Contact Discharge | $\pm 8$ |  |
| $1^{2} \mathrm{C}$ SERIAL INTERFACE (Figure 8) |  |  |  |
| Clock Frequency |  |  | kHz |
| Bus-Free Time Between START and STOP (tBUF) |  | 1.3 | $\mu \mathrm{s}$ |
| Hold Time Repeated START Condition (thD_STA) |  | 0.6 | $\mu \mathrm{s}$ |
| SCL Low Period (tLow) |  | 1.3 | $\mu \mathrm{s}$ |
| SCL High Period (tHIGH) |  | 0.6 | $\mu \mathrm{s}$ |
| Setup Time Repeated START Condition (tSU_STA) |  | 0.6 | $\mu \mathrm{s}$ |
| SDA Hold Time (tHD_DAT) |  | 0 | $\mu \mathrm{S}$ |
| SDA Setup time (tSU_DAT) |  | 100 | ns |
| Setup Time for STOP Condition (tSU_STO) |  | 0.6 | $\mu \mathrm{s}$ |

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

## ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $\mathrm{V}_{I N}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | CONDITIONS |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Pulse Width of Spikes Suppressed |  |  | 50 |  | ns |
| LOAD SWITCH (LS) |  |  |  |  |  |
| Input Supply Operating Range (VBUCK) | After VBUCK starts up |  | 0.8 | 2.4 | V |
| On-Resistance (RDS(ON) | $\mathrm{V}_{\text {BUCK }}=1.0 \mathrm{~V}, \mathrm{ILS}=300 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | 100 | $\mathrm{m} \Omega$ |
| Turn-On Delay Time (ton_DLY) | V LS $=2.4 \mathrm{~V}, \mathrm{RL}=400 \Omega$, VENLS $=$ 1.8V, Register LSTOD $=0$ (Note 6) | $C_{L}=0.1 \mu \mathrm{~F}$ | 0.85 |  | $\mu \mathrm{S}$ |
|  |  | $C_{L}=1 \mu \mathrm{~F}$ | 0.85 |  |  |
|  |  | $C_{L}=3 \mu \mathrm{~F}$ | 0.85 |  |  |
|  | $\begin{aligned} & \mathrm{V} L \mathrm{~S}=2.4 \mathrm{~V}, \mathrm{RL}=400 \Omega, \mathrm{VENLS}= \\ & 1.8 \mathrm{~V}, \text { Register LSTOD }=1 \end{aligned}$ | $C L=0.1 \mu \mathrm{~F}$ | 30 |  |  |
|  |  | $C L=1 \mu \mathrm{~F}$ | 34 |  |  |
|  |  | $C L=3 \mu \mathrm{~F}$ | 37 |  |  |
| LS Rise Time (tR) | $\begin{aligned} & \mathrm{VLS}=2.4 \mathrm{~V}, \mathrm{RL}=400 \Omega \text {, } \mathrm{VENLS}= \\ & 1.8 \mathrm{~V} \text {, Register LSRT }=0 \end{aligned}$ | $C L=0.1 \mu \mathrm{~F}$ | 10 |  | $\mu \mathrm{S}$ |
|  |  | $C L=1 \mu \mathrm{~F}$ ( Note 6) | 10 |  |  |
|  |  | $C L=3 \mu \mathrm{~F}$ ( Note 6) | 10 |  |  |
|  | $\begin{aligned} & \mathrm{VLS}=2.4 \mathrm{~V}, \mathrm{RL}=400 \Omega \text {, } \mathrm{VENLS}= \\ & 1.8 \mathrm{~V} \text {, Register LSRT }=1 \end{aligned}$ | $C L=0.1 \mu \mathrm{~F}$ | 25 |  |  |
|  |  | $C L=1 \mu \mathrm{~F}$ | 27 |  |  |
|  |  | $C L=3 \mu \mathrm{~F}$ | 30 |  |  |
|  | $\begin{aligned} & \mathrm{VLS}=2.4 \mathrm{~V}, \mathrm{RL}=400 \Omega \text {, } \mathrm{VENLS}= \\ & 1.8 \mathrm{~V} \text {, Register LSRT }=2 \end{aligned}$ | $C L=0.1 \mu \mathrm{~F}$ | 100 |  |  |
|  |  | $C L=1 \mu \mathrm{~F}$ | 100 |  |  |
|  |  | $C L=3 \mu \mathrm{~F}$ | 100 |  |  |
|  | $\begin{aligned} & \mathrm{V} \mathrm{LS}=2.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=400 \Omega \text {, } \mathrm{V} \text { ENLS }= \\ & 1.8 \mathrm{~V} \text {, Register LSRT }=3 \end{aligned}$ | $C L=0.1 \mu \mathrm{~F}$ | 300 |  |  |
|  |  | $C L=1 \mu \mathrm{~F}$ | 300 |  |  |
|  |  | $C L=3 \mu \mathrm{~F}$ | 300 |  |  |
| Turn-Off Delay Time (toff_DLY) | $\begin{aligned} & \mathrm{V} \mathrm{LS}=2.4 \mathrm{~V}, \mathrm{RL}=400 \Omega, \mathrm{~V}_{\mathrm{ENLS}}= \\ & 1.8 \mathrm{~V} \end{aligned}$ | $C_{L}=0.1 \mu \mathrm{~F}$ | 11 |  | $\mu \mathrm{s}$ |
|  |  | $C_{L}=1 \mu \mathrm{~F}$ | 11 |  |  |
|  |  | $C_{L}=3 \mu \mathrm{~F}$ | 11 |  |  |
| LS Fall Time ( $\mathrm{tF}_{\text {F }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{LS}}=2.4 \mathrm{~V}, \mathrm{RL}=400 \Omega, \mathrm{~V}_{\mathrm{ENLS}}= \\ & 1.8 \mathrm{~V} \end{aligned}$ | $C_{L}=0.1 \mu \mathrm{~F}$ | 15 |  | $\mu \mathrm{s}$ |
|  |  | $C_{L}=1 \mu \mathrm{~F}$ | 150 |  |  |
|  |  | $C_{L}=3 \mu \mathrm{~F}$ | 447 |  |  |
| Shutdown Output Resistance | VLS $=2.4 \mathrm{~V}, \mathrm{~V}_{\text {ENLS }}=0 \mathrm{~V}, \mathrm{LS}$ _ADEN $=1$ |  | 100 | 200 | $\Omega$ |

Note 3: $\mathrm{V}_{\mathrm{IN} 1}, \mathrm{~V}_{I N}$, and $\mathrm{V}_{\text {BATT }}$ are connected together and single input is referred to as $\mathrm{V}_{\mathrm{IN}}$.
Note 4: All units are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed by design.
Note 5: When the input voltage is greater than 2.85 V (typ), the UVLO comparator trips, and the threshold is reduced to 2.35 V (typ). This allows the system to start normally even if the input voltage decays to 2.35 V .
Note 6: Not production tested; guaranteed by design
Note 7: $\Delta \operatorname{RON}(\mathrm{MAX})=|\operatorname{RON}(\mathrm{CH} 1)-\operatorname{RON}(\mathrm{CH} 2)|$.
Note 8: Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over specified analog signal ranges.
Note 9: Between any two switches.

## بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP

(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


USB SWITCH ON-RESISTANCE
vs. COM VOLTAGE


COM LEAKAGE CURRENT vs. TEMPERATURE


NO-LOAD SUPPLY CURRENT
vs. TEMPERATURE


USB SWITCH ON-RESISTANCE
vs. COM VOLTAGE


LOGIC THRESHOLD VOLTAGE vs. SUPPLY VOLTAGE


## нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP

Typical Operating Characteristics (continued)
(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{CBATT}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN}} 2=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LOAD SWITCH TURN-ON/OFF WAVEFORM


LOAD SWITCH VOLTAGE DROP
vs. LOAD CURRENT



LOAD SWITCH TURN-ON/OFF WAVEFORM


STEP-DOWN EFFICIENCY
vs. LOAD CURRENT


## بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP

## Typical Operating Characteristics (continued)

(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



STEP-DOWN HEAVY-LOAD


STEP-DOWN OUTPUT VOLTAGE vs. LOAD CURRENT



100us/div

## بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP

Typical Operating Characteristics (continued)
(Typical Operating Circuit, V IN $=3.7 \mathrm{~V}, \mathrm{CBATT}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LD01 DROPOUT VOLTAGE
vs. LOAD CURRENT


LD01 OUTPUT VOLTAGE vs. INPUT VOLTAGE



LD01 OUTPUT-VOLTAGE ERROR vs. LOAD CURRENT



## بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

## Typical Operating Characteristics (continued)

(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LDO2 DROPOUT VOLTAGE
vs. LOAD CURRENT


LDO2 OUTPUT VOLTAGE


$\qquad$

## بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

Typical Operating Characteristics (continued)
(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



LD03 OUTPUT VOLTAGE
vs. INPUT VOLTAGE



## FPMIC for Multimedia Application Processor in $2.5 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ WLP

Typical Operating Characteristics (continued)
(Typical Operating Circuit, $\mathrm{V}_{I N}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{I N} 1=\mathrm{C}_{\mathrm{I}} 2=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





## بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

Typical Operating Characteristics (continued)
(Typical Operating Circuit, $\mathrm{V} \operatorname{IN}=3.7 \mathrm{~V}, \mathrm{CBATT}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN}} 2=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



## بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP

## Typical Operating Characteristics (continued)

(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LDO5 LINE TRANSIENT WAVEFORM


100 $\mu \mathrm{s} / \mathrm{div}$




# بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP 

Typical Operating Characteristics (continued)
(Typical Operating Circuit, $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{C}_{\mathrm{BATT}}=\mathrm{C}_{\mathrm{IN} 1}=\mathrm{C}_{\mathrm{IN} 2}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {REFBP }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





## بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

Test Circuits/Timing Diagrams


Figure 1. USB High-Speed Switch Off-Isolation and Crosstalk

## MAXIMI

MAX8893A
MAX8893B


Cl INCLUDES FIXTURE AND STRAY CAPACITANCE.

$$
V_{\text {OUT }}=V_{\mathbb{I N}_{-}}\left(\frac{R_{L}}{R_{L}+R_{\text {ON }}}\right)
$$



IN DEPENDS ON SWITCH CONFIGURATION; INPUT POLARITY DETERMINED BY SENSE OF SWITCH.

Figure 2. USB High-Speed Switch Switching Time

# بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP 

Test Circuits/Timing Diagrams (continued)


Figure 3. USB High-Speed Switch Output Signal Skew, Rise/Fall Time, Propagation Delay

## $\mu$ PMICs for Multimedia Application Processors in a 3.0mm x 2.5 mm WLP



Figure 4. USB High-Speed Switch Fault-Protection Response/ Recovery Time

Test Circuits/Timing Diagrams (continued)


Figure 5. USB High-Speed Switch Channel Off-/On-Capacitance

(BUMPS ON BOTTIOM)


# بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| A1 | LDO1 | 300mA LDO1 Output. Bypass LDO1 to AGND with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. The output voltage is programmable from 1.6 V to 3.3 V in 100 mV steps. The output impedance of LDO1 is $300 \Omega$ when disabled with the LDO1_ADEN bit set to 1. |
| A2 | LDO2 | 300 mA LDO2 Output. Bypass LDO2 to AGND with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. The output voltage is programmable from 1.2 V to 3.3 V in 100 mV steps. The output impedance of LDO2 is $300 \Omega$ when disabled with the LDO2_ADEN bit set to 1 . |
| A3 | LDO3 | 300 mA LDO3 Output. Bypass LDO3 to AGND with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. The output voltage is programmable from 1.6 V to 3.3 V in 100 mV steps. The output impedance of LDO3 is $300 \Omega$ when disabled with the LDO3_ADEN bit set to 1 . |
| A4 | BATT | Supply Voltage to the Control Section, LDO2, LDO3, and USB Switch. Connect a $2.2 \mu \mathrm{~F}$ ceramic capacitor from BATT to AGND. |
| A5 | IN1 | Supply Voltage to the Step-Down Converter. Connect a $2.2 \mu \mathrm{~F}$ input ceramic capacitor from IN1 to PGND. |
| A6 | LX | Inductor Connection for Step-Down Converter. LX is internally connected to the drain of the internal p-channel MOSFET and the drain of the internal n-channel synchronous rectifier. The output impedance of LX is $300 \Omega$ when the step-down converter is disabled with the BUCK_ADEN bit set to 1 . |
| B1 | REFBP | Reference Noise Bypass. Bypass REFBP to AGND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor to reduce noise on the LDO outputs. REFBP is high impedance in shutdown. |
| B2 | CB | Digital Control Input for USB High-Speed Switch. Drive CB low to connect COM1 to NC1 and COM2 to NC2. Drive CB high to connect COM1 to NO1 and COM2 to NO2. |
| B3 | $\overline{\text { ENUSB }}$ | Active-Low Enable Input for USB High-Speed Switch. Drive $\overline{\mathrm{ENUSB}}$ high to put the switch in high impedance. Drive $\overline{E N U S B}$ low for normal operation. |
| B4 | ENLDO1 | Enable Input for LDO1. Drive ENLDO1 high to turn on the LDO1. Drive ENLDO1 low to turn off the LDO1. LDO1 can also be enabled/disabled through the ${ }^{2} \mathrm{C}$ interface. ENLDO1 and $\mathrm{I}^{2} \mathrm{C}$ control bit are logically ORed. ENLDO1 has an internal 800k $\Omega$ pulldown resistor. |
| B5 | ENBUCK | Enable Input for the Step-Down Converter. Drive ENBUCK high to turn on the step-down converter. Drive ENBUCK low to turn off the step-down converter. The step-down converter can also be enabled/ disabled through the $\mathrm{I}^{2} \mathrm{C}$ interface. ENBUCK and $\mathrm{I}^{2} \mathrm{C}$ control bit are logically ORed. ENBUCK has an internal 800k $\Omega$ pulldown resistor. |
| B6 | PGND | Power Ground for Step-Down Converter |
| C1 | IN2 | Supply Voltage to LDO1, LDO4, and LDO5. Connect a $2.2 \mu \mathrm{~F}$ input ceramic capacitor from IN2 to AGND. |

## بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| C2 | NC1 | Normally Closed Terminal for USB Switch 1. NC1 is high impedance in shutdown. |
| C3 | NC2 | Normally Closed Terminal for USB Switch 2. NC2 is high impedance in shutdown. |
| C4 | ENLDO2 | Enable Input for LDO2. Drive ENLDO2 high to turn on the LDO2. Drive ENLDO2 low to turn off the LDO2. LDO2 can also be enabled/disabled through the ${ }^{2} \mathrm{C}$ interface. ENLDO2 and $\mathrm{I}^{2} \mathrm{C}$ control bit are logically ORed. ENLDO2 has an internal 800k $\Omega$ pulldown resistor. |
| C5 | ENLS | Enable Input for Load Switch. Drive ENLS high to turn on the load switch. Drive ENLS low to turn off the load switch. The load switch can also be enabled/disabled through the $\mathrm{I}^{2} \mathrm{C}$ interface. ENLS and $\mathrm{I}^{2} \mathrm{C}$ control bit are logically ORed. ENLS has an internal $800 \mathrm{k} \Omega$ pulldown resistor. |
| C6 | BUCK | Voltage Feedback for Step-Down Converter |
| D1 | LDO5 | 200 mA LDO5 Output. Bypass LDO5 to AGND with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. The output voltage of LDO5 is programmable from 0.8 V to 3.3 V in 100 mV steps. The output impedance of LDO5 is $300 \Omega$ when disabled with the LDO5_ADEN bit set to 1. |
| D2 | NO1 | Normally Open Terminal for USB Switch 1. NO1 is high impedance in shutdown. |
| D3 | NO2 | Normally Open Terminal for USB Switch 2. NO2 is high impedance in shutdown. |
| D4 | ENLDO3 | Enable Input for LDO3. Drive ENLDO3 high to turn on the LDO3. Drive ENLDO3 low to turn off the LDO3. LDO3 can also be enabled/disabled through the $\mathrm{I}^{2} \mathrm{C}$ interface. ENLDO3 and $\mathrm{I}^{2} \mathrm{C}$ control bit are logically ORed. ENLDO3 has an internal 800k $\Omega$ pulldown resistor. |
| D5 | ENLDO45 | Enable Input for LDO4 and LDO5. Drive ENLDO45 high to turn on the LDO4 and LDO5. Drive ENLDO45 low to turn off the LDO4 and LDO5. LDO4 and LDO5 can also be enabled/disabled individually through the ${ }^{2} \mathrm{C}$ interface. ENLDO45 and ${ }^{2} \mathrm{C}$ control bits (ELDO4 and ELDO5) are logically ORed. ENLDO45 has an internal $800 \mathrm{k} \Omega$ pulldown resistor. |
| D6 | SCL | $1^{2} \mathrm{C}-\mathrm{Compatible} \mathrm{Serial} \mathrm{Interface} \mathrm{Clock} \mathrm{High-Impedance} \mathrm{Input}$ |
| E1 | LDO4 | 150 mA LDO4 Output. Bypass LDO4 to GND with a $1 \mu \mathrm{~F}$ ceramic capacitor. The output voltage of LDO4 is programmable from 0.8 V to 3.3 V in 100 mV steps. The output impedance of LDO4 is $300 \Omega$ when disabled with the LDO4_ADEN bit set to 1. |
| E2 | COM1 | Common Terminal for USB High Switch 1 |
| E3 | COM2 | Common Terminal for USB High Switch 2 |
| E4 | AGND | Analog Ground. Ground for all the LDOs, control section, and USB switches. |
| E5 | LS | Load Switch Output. LS is connected to the drain of an internal p-channel MOSFET. VLS = VBUCK RDS(ON) (p-channel MOSFET) x load current. |
| E6 | SDA | $1^{2} \mathrm{C}$-Compatible Serial Interface Data High-Impedance Input |

# بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP 



Figure 6. Block Diagram and Application Circuit

# нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP 

## Detailed Description

The MAX8893A/MAX8893B/MAX8893C highly integrated power-management ICs integrate a high-efficiency 500mA step-down DC-DC converter, five low-dropout linear regulators, a load switch with ultra-low on-resistance, a USB high-speed switch, and a $400 \mathrm{kHz} 1^{2} \mathrm{C}$ serial interface.
The step-down converter delivers over 500 mA at ${ }^{12} \mathrm{C}$ programmable output levels from 0.8 V to 2.4 V . It uses a proprietary hysteretic-PWM control scheme that switches up to 4 MHz , allowing a trade-off between efficiency and tiny external components. The step-down converter also features dynamic voltage scaling (DVS) control. Its output voltage ramps up with the $I^{2} \mathrm{C}$-controlled ramp rate from $1 \mathrm{mV} / \mu \mathrm{s}$ to $12 \mathrm{mV} / \mu \mathrm{s}$.
Five low-dropout linear regulators feature low $45 \mu V_{\text {RMS }}$ output noise (LDO1, LDO4, and LDO5) and very low ground currents (LDO2 and LDO3).
The USB high-speed switch is a high ESD-protected DPDT analog switch. It is ideal for USB 2.0 Hi -Speed (480Mbps) switching applications and also meets USB low- and full-speed requirements. The load switch features ultra-low on-resistance and operates from 0.8 V to 2.4 V input range. Its rise time is ${ }^{2} \mathrm{C}$ programmable to control the inrush current. The internal I2C interface provides flexible control on regulator ON/OFF control, output voltage setting, step-down dynamic voltage scaling and ramp rate, and load switch timing.

## Step-Down DC-DC Converter Control Scheme

The MAX8893A/MAX8893B/MAX8893C step-down converter is optimized for high-efficiency voltage conversion over a wide load range, while maintaining excellent transient response, minimizing external component size, and output voltage ripple. The step-down converter also features an optimized on-resistance internal MOSFET switch and synchronous rectifier to maximize efficiency. The IC utilizes a proprietary hysteretic-PWM control scheme that switches with nearly fixed frequency up to 4 MHz allowing for ultra-small external components. Its output current is guaranteed up to 500 mA .
When the step-down output voltage falls below the regulation threshold, the error comparator begins a switching cycle by turning on the high-side switch. This switch remains on until the minimum on-time (tON) expires and the output voltage is in regulation or the current-limit threshold is exceeded. Once off, the high-side switch
remains off until the minimum off-time (tOFF) expires and the output voltage again falls below the regulation threshold. During the off period, the low-side synchronous rectifier turns on and remains on until either the high-side switch turns on again or the inductor current reduces to the rectifier-off current threshold (ILXOFF = 30 mA (typ)). The internal synchronous rectifier eliminates the need for an external Schottky diode.
The step-down converter has the internal soft-start circuitry with a fixed ramp to eliminate input current spikes when it is enabled.

## Voltage Positioning Load Regulation

The step-down converter uses a unique feedback network. By taking feedback from the LX node, the usual phase lag due to the output capacitor is removed, making the loop exceedingly stable and allowing the use of very small ceramic output capacitors. This configuration causes the output voltage to shift by the inductor series resistance multiplied by the load current. This voltagepositioning load regulation greatly reduces overshoot during load transients, which effectively halves the peak-to-peak output-voltage excursions compared to traditional step-down converters.

## Dynamic Voltage Scaling (DVS) Control with Ramp Rate

 The step-down output voltage has a variable ramp rate that is set by the BUCKRAMP bits in the DVS RAMP CONTROL register. This register controls the outputvoltage ramp rate during a positive voltage change (for example, from 1.0 V to 1.1 V ), and a negative voltage change (for example, from 1.1 V to 1.0 V ). Ramp rate adjustment range is from $1 \mathrm{mV} / \mu \mathrm{s}$ to $12 \mathrm{mV} / \mu \mathrm{s}$ in the step of $1 \mathrm{mV} / \mathrm{\mu s}$.After the step-down converter is in regulation, its output voltage can dynamically ramp up at the rate set by the BUCKRAMP bits for a positive voltage change. For a negative voltage change, the decay rate of the output voltage depends on the size of the external load: a small load results in an output-voltage decay that is slower than the specified ramp rate and LX sinks current from the output capacitor to actively ramp down the output voltage; a large load (greater than COUT x Ramp Rate) results in an output-voltage decay with the specified ramp rate.
When the step-down converter is disabled, the output voltage decays to ground at a rate determined by the output capacitance, internal discharge resistance, and the external load.

## нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP

## Low-Dropout Linear Regulators

The MAX8893A/MAX8893B/MAX8893C contain five lowdropout, low-quiescent-current, high-accuracy, linear regulators (LDOs). The LDO output voltages are set through the ${ }^{12} \mathrm{C}$ serial interface. The LDOs include an internal reference, error amplifier, p-channel pass transistor, and internal programmable voltage-divider. Each error amplifier compares the reference voltage to a feedback voltage and amplifies the difference. If the feedback voltage is lower than the reference voltage, the pass-transistor gate is pulled lower, allowing more current to pass to the output and increasing the output voltage. If the feedback voltage is too high, the passtransistor gate is pulled up, allowing less current to pass to the output.

## Default Regulator Output Voltages

The default regulator output voltages are set as shown in Table 1. All regulator output voltages (BUCK, LDO1, LDO2, LDO3, LDO4, and LDO5) are programmable through the ${ }^{2}{ }^{2} \mathrm{C}$ serial interface.

## Enable Inputs (ENBUCK, ENLDO

 ENLS, ENUSB)The MAX8893A/MAX8893B/MAX8893C have individual enable inputs for each regulator, load switch, and USB switch. The individual enable inputs (ENBUCK, ENLDO1, ENLDO2, ENLDO3, ENLDO45, ENLS) are logically ORed with the corresponding ${ }^{2} \mathrm{C}$ serial interface control bit. $\overline{E N U S B}$ input is logically NANDed with the EUSB bit. See Tables 2, 3, and 4 for enable logic truth tables. The enable inputs (ENBUCK, ENLDO_, and ENLS) are internally pulled to AGND by an 800k $\Omega$ (typ) pulldown resistor. $\overline{\text { ENUSB }}$ is internally pulled up to BATT by an $800 \mathrm{k} \Omega$ (typ) pullup resistor.
Any valid enable input signal turns on the MAX8893A/ MAX8893B/MAX8893C. After the IC is up, the ${ }^{2}{ }^{2}$ C interface is active and the IC can be reprogrammed through the $I^{2} \mathrm{C}$ interface. To turn off the IC, both ${ }^{2}{ }^{2} \mathrm{C}$ bus and enable inputs must be low.
All ${ }^{2} \mathrm{C}$ register values return to the default value when no enable input signals are present.

Table 1. Default Regulator Output Voltages

| PART | BUCK (V) | LDO1 (V) | LDO2 (V) | LDO3 (V) | LDO4 (V) | LDO5 (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX8893A | 1.0 | 2.8 | 2.6 | 3.3 | 3.0 | 1.0 |
| MAX8893B | 1.0 | 2.6 | 2.6 | 3.3 | 3.3 | 2.8 |
| MAX8893C | 1.0 | 1.8 | 2.6 | 3.3 | 3.3 | 3.0 |

Table 2. Truth Table for BUCK, LDO1 to LDO3, and Load Switch

| ENABLE INPUT (ENBUCK, ENLDO1, <br> ENLDO2, ENLDO3, OR ENLS) | CORRESPONDING I²C ON/OFF <br> CONTROL BIT | CORRESPONDING REGULATOR OR <br> SWITCH |
| :---: | :---: | :---: |
| 0 | 0 | Off |
| 0 | 1 | On |
| 1 | 0 | On |
| 1 | 1 | On |

## Table 3. Truth Table for LDO4 and LDO5

| ENABLE INPUT <br> (ENLDO45) | ELDO4 BIT | ELDO5 BIT | LDO4 | LDO5 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Off | Off |
| 0 | 0 | 1 | Off | On |
| 0 | 1 | 0 | On | Off |
| 0 | 1 | 1 | On | On |
| 1 | 0 | 0 | On | On |
| 1 | 1 | 1 | On | On |

# بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP 

Table 4. Truth Table for USB Switch

| $\overline{\text { ENUSB }}$ | $\overline{\text { EUSB BIT }}$ | USB SWITCH |
| :---: | :---: | :---: |
| 0 | 0 | On |
| 0 | 1 | On |
| 1 | 0 | On |
| 1 | 1 | Off |

## Power-Up Sequencing

Drive ENBUCK or ENLDO_ high to turn on the BUCK converter or the corresponding LDOs. When ENBUCK and ENLDO_ are connected together and driven from low to high, all the regulators are turned on with the preset power-up sequencing. There are time delays between each regulator to limit input current rush. The MAX8893A/MAX8893B/MAX8893C have different power-up time delays between each regulator. See the Typical Operating Characteristics for details.

## Undervoltage Lockout

When VIN rises above the undervoltage lockout threshold (2.85V typ), the MAX8893A/MAX8893B/MAX8893C can be enabled by driving any EN_ high or ENUSB low. The UVLO threshold hysteresis is typically 0.5 V . Therefore, if VIN falls below 2.35 V (typ), the undervoltage lockout circuitry disables all outputs and all internal registers are reset to default values.

Reference Noise Bypass (REFBP)
Bypass REFBP to AGND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor to reduce noise on the LDO outputs. REFBP is high impedance in shutdown.

## Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the MAX8893A/MAX8893B/MAX8893C. The step-down converter and LDOs have independent thermal protection circuits. When the junction temperature exceeds $+160^{\circ} \mathrm{C}$, the LDO, or step-down thermaloverload protection circuitry disables the corresponding regulators, allowing the IC to cool. The LDO thermaloverload protection circuit enables the LDOs after the LDO junction temperature cools down, resulting in pulsed LDO outputs during continuous thermal-overload conditions. The step-down converter's thermal-overload protection circuitry enables the step-down converter after the junction temperature cools down. Thermaloverload protection safeguards the IC in the event of fault conditions.

## USB High-Speed Switch

The USB high-speed switch is a $\pm 15 \mathrm{kV}$ ESD-protected DPDT analog switch. It is ideal for USB 2.0 Hi -Speed (480Mbps) switching applications and also meets USB low- and full-speed requirements.
The USB switch is fully specified to operate from a single 2.7 V to 5.5 V supply. The switch is based on charge-pumpassisted n -channel architecture. The switch also features a shutdown mode to reduce the quiescent current.

Digital Control Input
The USB high-speed switch provides a single-bit control logic input, CB. CB controls the position of the switches as shown in Figure 7. Driving CB rail-to-rail minimizes power consumption.


| ENUSB | CB | NO_ $_{-}$ | NC_ $_{-}$ | COM $_{-}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | ON | - |
| 0 | 1 | ON | OFF | - |
| 1 | X | OFF | OFF | HI-Z |

$X=$ DON'T CARE.
Figure 7. USB Switch Functional Diagram/Truth Table

# нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP 

## Analog Signal Levels

The on-resistance of the USB switch is very low and stable as the analog input signals are swept from ground to VIN (see the Typical Operating Characteristics). These switches are bidirectional, allowing NO_, NC_, and COM_ to be configured as either inputs or outputs. The charge-pump-assisted n-channel architecture allows the switch to pass analog signals that exceed VIN up to the overvoltage fault protection threshold. This allows USB signals that exceed VIN to pass, allowing compliance with USB requirements for voltage levels.

## Overvoltage Fault Protection

The USB switch features overvoltage fault protection on COM_. Fault protection protects the switch and USB transceiver from damaging voltage levels. When voltages on COM_ exceed the fault protection threshold (VFP), COM_, NC_, and NO_ are high impedance.

## Enable Input (ENUSB)

The USB switch features a shutdown mode that reduces the quiescent current supply and places COM_ in high impedance. Drive ENUSB high to place the USB switch in shutdown mode. Drive $\overline{E N U S B}$ low to allow the USB switch to enter normal operation.

## Load Switch

The MAX8893A/MAX8893B/MAX8893C include an ultralow RON p-channel MOSFET load switch. The switch has its own enable input, ENLS. When it is enabled, its output soft-starts with ${ }^{12} \mathrm{C}$ programmed rising time to avoid inrush current. See Table 8. The switch input is from the step-down converter output and can operate over the 0.8 V to 2.4 V range. With LS_ADEN bit set to 1 , when the switch is disabled, an internal $100 \Omega$ resistor is connected between the load switch output and ground for quick discharging.

I2C Serial Interface
An ${ }^{2} \mathrm{C}$-compatible, 2 -wire serial interface controls all the regulator output voltages, load switch timing, individual enable/disable control, and other parameters. The serial bus consists of a bidirectional serial-data line (SDA) and a serial-clock input (SCL). The MAX8893A/MAX8893B/ MAX8893C are slave-only devices, relying upon a master to generate a clock signal. The master initiates data transfer to and from the MAX8893A/MAX8893B/ MAX8893C and generates SCL to synchronize the data transfer (Figure 8).
${ }^{12} \mathrm{C}$ is an open-drain bus. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage through a pullup resistor. They both have Schmitt triggers and filter circuits to suppress noise spikes on the bus to assure proper device operation.


Figure 8. 2-Wire Serial Interface Timing Detail

## بPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP

## Slave Address

A bus master initiates communication with a slave device (MAX8893A/MAX8893B/MAX8893C) by issuing a START condition followed by the slave address. The slave address byte consists of 7 address bits ( 0111110 ) and a read/write bit (RW). Its address is $0 \times 7 \mathrm{C}$ for write operations and 0x7D for read operations. After receiving the proper address, the MAX8893A/MAX8893B/ MAX8893C issue an acknowledge by pulling SDA low during the ninth clock cycle.

Bit Transfer
Each data bit, from the most significant bit to the least significant bit, is transferred one by one during each clock cycle. During data transfer, the SDA signal is
allowed to change only during the low period of the SCL clock and it must remain stable during the high period of the SCL clock (Figure 9).

## START and STOP Conditions

Both SCL and SDA remain high when the bus is not busy. The master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the MAX8893A/MAX8893B/MAX8893C, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 10). Both START and STOP conditions are generated by the bus master.


Figure 9. Bit Transfer


Figure 10. START and STOP Conditions

# нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP 

## Acknowledge

The acknowledge bit is used by the recipient to handshake the receipt of each byte of data (Figure 11). After data transfer, the master generates the acknowledge clock pulse and the recipient pulls down the SDA line during this acknowledge clock pulse, such that the SDA line stays low during the high duration of the clock pulse. When the master transmits the data to the MAX8893A/ MAX8893B/MAX8893C, it releases the SDA line and the MAX8893A/MAX8893B/MAX8893C take the control of the SDA line and generate the acknowledge bit. When SDA remains high during this 9th clock pulse, this is defined as the not acknowledge signal. The master can then generate either a STOP condition to abort the transfer, or a REPEATED START condition to start a new transfer.

## Write Operation

The MAX8893A/MAX8893B/MAX8893C recognize the write-byte protocol as defined in the SMBus ${ }^{T M}$ specification and shown in section A of Figure 12. The write-byte protocol allows the ${ }^{2} \mathrm{C}$ master device to send 1 byte of data to the slave device. The write-byte protocol requires a register pointer address for the subsequent write. The MAX8893A/MAX8893B/MAX8893C acknowledge any register pointer even though only a subset of those registers actually exists in the device. The write-byte protocol is as follows:

1) The master sends a start command.
2) The master sends the 7 -bit slave address followed by a write bit ( $0 \times 7 \mathrm{C}$ ).
3) The addressed slave asserts an acknowledge by pulling SDA low.
4) The master sends an 8-bit register pointer.
5) The slave acknowledges the register pointer.
6) The master sends a data byte.
7) The slave updates with the new data.
8) The slave acknowledges the data byte.
9) The master sends a STOP condition.

In addition to the write-byte protocol, the MAX8893A/ MAX8893B/MAX8893C can write to multiple registers as


Figure 11. Acknowledge
shown in section B of Figure 12. This protocol allows the ${ }^{12} \mathrm{C}$ master device to address the slave only once and then send data to a sequential block of registers starting at the specified register pointer.
Use the following procedure to write to a sequential block of registers:

1) The master sends a start command.
2) The master sends the 7 -bit slave address followed by a write bit ( $0 \times 7 \mathrm{C}$ ).
3) The addressed slave asserts an acknowledge by pulling SDA low.
4) The master sends the 8 -bit register pointer of the first register to write.
5) The slave acknowledges the register pointer.
6) The master sends a data byte
7) The slave updates with the new data.
8) The slave acknowledges the data byte.
9) Steps 6 to 8 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
10) The master sends a STOP condition.

## FPMIC for Multimedia Application Processor in $2.5 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ WLP



Figure 12. Writing to the MAX8893A/MAX8893B/MAX8893C

## Read Operation

The method for reading a single register (byte) is shown in section A of Figure 13. To read a single register:

1) The master sends a start command.
2) The master sends the 7-bit slave address followed by a read bit (0x7D).
3) The addressed slave asserts an acknowledge by pulling SDA low.
4) The master sends an 8-bit register pointer.
5) The slave acknowledges the register pointer.
6) The master sends a REPEATED START condition.
7) The master sends the 7-bit slave address followed by a read bit.
8) The slave asserts an acknowledge by pulling SDA low.
9) The slave sends the 8-bit data (contents of the register).
10) The master asserts an acknowledge by pulling SDA Iow.
11) The master sends a STOP condition.

In addition, the MAX8893A/MAX8893B/MAX8893C can read a block of multiple sequential registers as shown in
section B of Figure 13. Use the following procedure to read a sequential block of registers:

1) The master sends a start command.
2) The master sends the 7-bit slave address followed by a read bit (0x7D).
3) The addressed slave asserts an acknowledge by pulling SDA low.
4) The master sends an 8-bit register pointer of the first register in the block.
5) The slave acknowledges the register pointer.
6) The master sends a REPEATED START condition.
7) The master sends the 7-bit slave address followed by a read bit.
8) The slave asserts an acknowledge by pulling SDA low.
9) The slave sends the 8-bit data (contents of the register).
10) The master asserts an acknowledge by pulling SDA low.
11) Steps 9 and 10 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
12) The master sends a STOP condition.

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP



Figure 13. Reading from the MAX8893A/MAX8893B/MAX8893C

Table 5. Register Map

| NAME | TABLE | REGISTER <br> ADDRESS <br> (hex) | RESET <br> VALUE | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| ON/OFF CONTROL | Table 6 | $0 \times 00$ | $0 \times 01$ | R/W | BUCK, LDO1-LDO5, load switch, and USB <br> switch ON/OFF control |
| ACTIVE DISCHARGE <br> CONTROL | Table 7 | $0 \times 01$ | $0 \times F F$ | R/W | Active discharge enable/disable control for <br> step-down converter and LDO regulators |
| LS TIME CONTROL | Table 8 | $0 \times 02$ | $0 \times 08$ | R/W | Load switch rising time, turn-on, and turn- <br> off delay time control |
| DVS RAMP CONTROL | Table 9 | $0 \times 03$ | $0 \times 09$ | R/W | BUCK enable and ramp rate control |
| BUCK | Table 10 | $0 \times 04$ | $0 \times 02$ | R/W | BUCK output voltage setting |
| LDO1 | Table 11 | $0 \times 05$ | $0 \times 0 C$ <br> $0 \times 0 A$ <br> $0 \times 02$ | R/W | LDO1 output voltage setting |
| LDO2 | Table 12 | $0 \times 06$ | $0 \times 0 E$ | R/W | LDO2 output voltage setting |
| LDO3 | Table 13 | $0 \times 07$ | $0 \times 11$ | R/W | LDO3 output voltage setting |
| LDO4 | Table 14 | $0 \times 08$ | $0 \times 16$ <br> $0 \times 19$ | R/W | LDO4 output voltage setting |
| LDO5 | Table 15 | $0 \times 09$ | $0 \times 02$ <br> $0 \times 14$ <br> $0 \times 16$ | R/W | LDO5 output voltage setting |
| SVER | Table 16 | $0 \times 46$ | N/A | R only | Die type information |

## بPMICs for Multimedia Application Processors in a 3.0mm x $\mathbf{2 . 5 m m}$ WLP

Table 6. On/Off Control
This register contains BUCK, LDO1-LDO5, USB switch, and load switch ON/OFF controls.

| REGISTER NAME | ON/OFF CONTROL |
| :--- | :---: |
| Register Pointer | $0 \times 00$ |
| Reset Value | $0 \times 01$ |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :--- | :---: |
| B7 (MSB) | EBUCK | $0=$ BUCK is disabled <br> $1=$ BUCK is enabled | 0 |
| B6 | ELS | $0=$ Load switch is disabled <br> $1=$ Load switch is enabled | 0 |
| B5 | ELDO1 | $0=$ LDO1 is disabled <br> $1=$ LDO1 is enabled | 0 |
| B4 | ELDO2 | $0=$ LDO2 is disabled <br> $1=$ LDO2 is enabled | 0 |
| B3 | ELDO3 | $0=$ LDO3 is disabled <br> $1=$ LDO3 is enabled <br> B2 | $0=$ LDO4 is disabled <br> $1=$ LDO4 is enabled <br> B1 |
| ELDO5 | $0=$ LDO5 is disabled <br> $1=$ LDO5 is enabled | 0 |  |
| BUSB | $0=$ USB switch is enabled <br> $1=$ USB switch is disabled | 0 |  |

## بPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

Table 7. Active Discharge Control
This register contains the active discharge enable bits for the BUCK, load switch, and LDO1-LDO5.

| REGISTER NAME | ACTIVE DISCHARGE CONTROL |
| :--- | :---: |
| Register Pointer | $0 \times 01$ |
| Reset Value | $0 \times F F$ |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :--- | :---: |
| B7 (MSB) | BUCK_ADEN | $0=$ BUCK active discharge is disabled <br> $1=$ BUCK active discharge is enabled |  |
| B6 | LS_ADEN | $0=$ Load switch active discharge is disabled <br> $1=$ Load switch active discharge is enabled | 1 |
| B5 | LDO1_ADEN | $0=$ LDO1 active discharge is disabled <br> $1=$ LDO1 active discharge is enabled | 1 |
| B4 | LDO2_ADEN | $0=$ LDO2 active discharge is disabled <br> $1=$ LDO2 active discharge is enabled | 1 |
| B3 | LDO3_ADEN | $0=$ LDO3 active discharge is disabled <br> $1=$ LDO3 active discharge is enabled | 1 |
| B2 | LDO4_ADEN | $0=$ LDO4 active discharge is disabled <br> $1=$ LDO4 active discharge is enabled | 1 |
| B1 | LDO5_ADEN | $0=$ LDO5 active discharge is disabled <br> $1=$ LDO5 active discharge is enabled | 1 |
| B0 (LSB) | - | Reserved for future use | 1 |

## FPMIC for Multimedia Application Processor in 2.5mm x 3.0mm WLP

## Table 8. LS Time Control

This register contains the load switch timing controls.

| REGISTER NAME | LS TIME CONTROL |
| :--- | :---: |
| Register Pointer | $0 \times 02$ |
| Reset Value | $0 \times 08$ |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
| B7 (MSB) | - | Reserved for future use | - |
| B6 | - | Reserved for future use | - |
| B5 | - | Reserved for future use | - |
| B4 B3 | LSRT | Load switch rising time control $\begin{aligned} & 00=10 \mu \mathrm{~s} \\ & 01=27 \mu \mathrm{~s} \\ & 10=100 \mu \mathrm{~s} \\ & 11=300 \mu \mathrm{~s} \end{aligned}$ | 01 |
| B2 | LSTOD | Load switch turn-on delay time control <br> $0=$ Load switch turn-on delay OFF <br> $1=$ Load switch turn-on delay is $34 \mu \mathrm{~s}$ | 0 |
| B1 ${ }_{\text {B0 (LSB) }}$ | LSTOFFD | Load switch turn-off delay time control $\begin{aligned} & 00=11 \mu \mathrm{~s} \\ & 01=63 \mu \mathrm{~s} \\ & 10=177 \mu \mathrm{~s} \\ & 11=11 \mu \mathrm{~s} \end{aligned}$ | 00 |

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

Table 9. DVS Ramp Control
This register contains DVS enable/disable and ramp rate control for the step-down converter.

| REGISTER NAME | DVS RAMP CONTROL |
| :--- | :---: |
| Register Pointer | $0 \times 03$ |
| Reset Value | $0 \times 09$ |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
| B7 (MSB) | - | Reserved for future use | - |
| B6 | - | Reserved for future use | - |
| B5 | - | Reserved for future use | - |
| B4 | ENDVS | $\begin{aligned} & 0=\text { BUCK DVS is disabled } \\ & 1=\text { BUCK DVS is enabled } \end{aligned}$ | 0 |
|  | BUCKRAMP | Step-down output voltage ramp rate control $\begin{aligned} & 0000(0 \times 0)=1 \mathrm{mV} / \mathrm{\mu s} \\ & 0001(0 \times 1)=2 \mathrm{mV} / \mathrm{us} \\ & 0010(0 \times 2)=3 \mathrm{mV} / \mathrm{ss} \\ & 0011(0 \times 3)=4 \mathrm{mV} / \mathrm{s} \\ & 0100(0 \times 4)=5 \mathrm{mV} / \mathrm{s} \\ & 0101(0 \times 5)=6 \mathrm{mV} / \mathrm{ss} \\ & 0110(0 \times 6)=7 \mathrm{mV} / \mathrm{ss} \\ & 0111(0 \times 7)=8 \mathrm{mV} / \mathrm{us} \\ & 1000(0 \times 8)=9 \mathrm{mV} / \mathrm{s} \\ & 1001(0 \times 9)=10 \mathrm{mV} / \mathrm{ss} \\ & 1010(0 \times \mathrm{s})=11 \mathrm{mV} / \mathrm{us} \\ & 1011(0 \times B)=12 \mathrm{mV} / \mathrm{\mu s} \end{aligned}$ | $\begin{aligned} & 1001 \\ & (0 \times 9) \end{aligned}$ |

## FPMIC for Multimedia Application Processor in 2.5mm x 3.0mm WLP

## Table 10. Buck

This register contains the step-down converter output voltage controls.

| REGISTER NAME | BUCK |
| :--- | :---: |
| Register Pointer | $0 \times 04$ |
| Reset Value | $0 \times 02$ |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
| B7 (MSB) | BUCK | $\begin{aligned} & 00000000(0 \times 00)=0.8 \mathrm{~V} \\ & 00000001(0 \times 01)=0.9 \mathrm{~V} \\ & 00000010(0 \times 02)=1.0 \mathrm{~V} \\ & 00000011(0 \times 03)=1.1 \mathrm{~V} \\ & 00000100(0 \times 04)=1.2 \mathrm{~V} \\ & 00000101(0 \times 05)=1.3 \mathrm{~V} \\ & 00000110(0 \times 06)=1.4 \mathrm{~V} \\ & 00000111(0 \times 07)=1.5 \mathrm{~V} \\ & 00001000(0 \times 08)=1.6 \mathrm{~V} \\ & 00001001(0 \times 09)=1.7 \mathrm{~V} \\ & 00001010(0 \times 0 \mathrm{~A})=1.8 \mathrm{~V} \\ & 00001011(0 \times 0 \mathrm{~B})=1.9 \mathrm{~V} \\ & 00001100(0 \times 0 \mathrm{C})=2.0 \mathrm{~V} \\ & 00001101(0 \times 0 \mathrm{D})=2.1 \mathrm{~V} \\ & 00001110(0 \times 0 \mathrm{E})=2.2 \mathrm{~V} \\ & 00001111(0 \times 0 \mathrm{~F})=2.3 \mathrm{~V} \\ & 00010000(0 \times 10)=2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 00000010 \\ (0 \times 02) \end{gathered}$ |
|  |  |  |  |
| B6 |  |  |  |
|  |  |  |  |
| B5 |  |  |  |
|  |  |  |  |
| B4 |  |  |  |
|  |  |  |  |
| B3 |  |  |  |
|  |  |  |  |
| B2 |  |  |  |
|  |  |  |  |
| B1 |  |  |  |
| B1 |  |  |  |
| B0 (LSB) |  |  |  |

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times 2.5 \mathrm{~mm}$ WLP

Table 11. LDO1
This register contains LDO1 output voltage controls.

| REGISTER NAME | ON/OFF CONTROL |
| :--- | :---: |
| Register Pointer | $0 \times 05$ |
|  | $0 \times 0 \mathrm{C}(\mathrm{MAX88933})$ |
| Reset Value | $0 \times 0 \mathrm{~A}$ (MAX8893B) |
|  | $0 \times 02$ (MAX8893C) |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
| B7 (MSB) | LDO1 | $\begin{aligned} & 00000000(0 \times 00)=1.6 \mathrm{~V} \\ & 00000001(0 \times 01)=1.7 \mathrm{~V} \\ & 00000010(0 \times 02)=1.8 \mathrm{~V} \\ & 00000011(0 \times 03)=1.9 \mathrm{~V} \\ & 00000100(0 \times 04)=2.0 \mathrm{~V} \\ & 00000101(0 \times 05)=2.1 \mathrm{~V} \\ & 00000110(0 \times 06)=2.2 \mathrm{~V} \\ & 00000111(0 \times 07)=2.3 \mathrm{~V} \\ & 00001000(0 \times 08)=2.4 \mathrm{~V} \\ & 00001001(0 \times 09)=2.5 \mathrm{~V} \\ & 00001010(0 \times 0 \mathrm{~A})=2.6 \mathrm{~V} \\ & 00001011(0 \times 0 \mathrm{~B})=2.7 \mathrm{~V} \\ & 00001100(0 \times 0 \mathrm{C})=2.8 \mathrm{~V} \\ & 00001101(0 \times 0 \mathrm{D})=2.9 \mathrm{~V} \\ & 00001110(0 \times 0 \mathrm{E})=3.0 \mathrm{~V} \\ & 00001111(0 \times 0 \mathrm{~F})=3.1 \mathrm{~V} \\ & 00010000(0 \times 10)=3.2 \mathrm{~V} \\ & 00010001(0 \times 11)=3.3 \mathrm{~V} \end{aligned}$ | MAX8893A 00001100 (0x0C) <br> MAX8893B 00001010 (0x0A) MAX8893C 00000010 (0x02) |
|  |  |  |  |
| B6 |  |  |  |
|  |  |  |  |
| B5 |  |  |  |
| B4 |  |  |  |
|  |  |  |  |
| B3 |  |  |  |
|  |  |  |  |
| B2 |  |  |  |
|  |  |  |  |
| B1 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B0 (LSB) |  |  |  |

## FPMIC for Multimedia Application Processor in 2.5mm x 3.0mm WLP

## Table 12. LDO2

This register contains LDO2 output voltage controls.

| REGISTER NAME | LDO2 |
| :--- | :---: |
| Register Pointer | $0 \times 06$ |
| Reset Value | $0 \times 0 \mathrm{E}$ |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
| B7 (MSB) | LDO2 | $\begin{aligned} & 00000000(0 \times 00)=1.2 \mathrm{~V} \\ & 00000001(0 \times 01)=1.3 \mathrm{~V} \\ & 00000010(0 \times 02)=1.4 \mathrm{~V} \\ & 00000011(0 \times 03)=1.5 \mathrm{~V} \\ & 00000100(0 \times 04)=1.6 \mathrm{~V} \\ & 00000101(0 \times 05)=1.7 \mathrm{~V} \\ & 00000110(0 \times 06)=1.8 \mathrm{~V} \\ & 00000111(0 \times 07)=1.9 \mathrm{~V} \\ & 00001000(0 \times 08)=2.0 \mathrm{~V} \\ & 00001001(0 \times 09)=2.1 \mathrm{~V} \\ & 00001010(0 \times 0 \mathrm{~A})=2.2 \mathrm{~V} \\ & 00001011(0 \times 0 \mathrm{~B})=2.3 \mathrm{~V} \\ & 00001100(0 \times 0 \mathrm{C})=2.4 \mathrm{~V} \\ & 00001101(0 \times 0 \mathrm{D})=2.5 \mathrm{~V} \\ & 00001110(0 \times 0 \mathrm{E})=2.6 \mathrm{~V} \\ & 00001111(0 \times 0 \mathrm{~F})=2.7 \mathrm{~V} \\ & 00010000(0 \times 10)=2.8 \mathrm{~V} \\ & 00010001(0 \times 11)=2.9 \mathrm{~V} \\ & 00010010(0 \times 12)=3.0 \mathrm{~V} \\ & 00010011(0 \times 13)=3.1 \mathrm{~V} \\ & 00010100(0 \times 14)=3.2 \mathrm{~V} \\ & 00010101(0 \times 15)=3.3 \mathrm{~V} \end{aligned}$ | 00001110 (0x0E) |
|  |  |  |  |
| B6 |  |  |  |
|  |  |  |  |
| B5 |  |  |  |
|  |  |  |  |
| B4 |  |  |  |
|  |  |  |  |
| B3 |  |  |  |
|  |  |  |  |
| B2 |  |  |  |
|  |  |  |  |
| B1 |  |  |  |
| B1 |  |  |  |
| B0 (LSB) |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## нPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times \mathbf{2 . 5 m m}$ WLP

Table 13. LDO3
This register contains LDO3 output voltage controls.

| REGISTER NAME | LDO3 |
| :--- | :---: |
| Register Pointer | $0 \times 07$ |
| Reset Value | $0 \times 11$ |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
| B7 (MSB) | LDO3 | $\begin{aligned} & 00000000(0 \times 00)=1.6 \mathrm{~V} \\ & 00000001(0 \times 01)=1.7 \mathrm{~V} \\ & 00000010(0 \times 02)=1.8 \mathrm{~V} \\ & 00000011(0 \times 03)=1.9 \mathrm{~V} \\ & 00000100(0 \times 04)=2.0 \mathrm{~V} \\ & 00000101(0 \times 05)=2.1 \mathrm{~V} \\ & 00000110(0 \times 06)=2.2 \mathrm{~V} \\ & 00000111(0 \times 07)=2.3 \mathrm{~V} \\ & 00001000(0 \times 08)=2.4 \mathrm{~V} \\ & 00001001(0 \times 09)=2.5 \mathrm{~V} \\ & 00001010(0 \times 0 \mathrm{~A})=2.6 \mathrm{~V} \\ & 00001011(0 \times 0 \mathrm{~B})=2.7 \mathrm{~V} \\ & 00001100(0 \times 0 \mathrm{C})=2.8 \mathrm{~V} \\ & 00001101(0 \times 0 \mathrm{D})=2.9 \mathrm{~V} \\ & 00001110(0 \times 0 \mathrm{E})=3.0 \mathrm{~V} \\ & 00001111(0 \times 0 \mathrm{~F})=3.1 \mathrm{~V} \\ & 00010000(0 \times 10)=3.2 \mathrm{~V} \\ & 00010001(0 \times 11)=3.3 \mathrm{~V} \end{aligned}$ | 00010001 (0x11) |
|  |  |  |  |
| B6 |  |  |  |
|  |  |  |  |
| B5 |  |  |  |
|  |  |  |  |
| B4 |  |  |  |
|  |  |  |  |
| B3 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B2 |  |  |  |
|  |  |  |  |
| B1 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B0 (LSB) |  |  |  |

## بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP

## Table 14. LDO4

This register contains LDO4 output voltage controls.

| REGISTER NAME | LDO4 |
| :--- | :---: |
| Register Pointer | $0 \times 08$ |
| Reset Value | $0 \times 16(\mathrm{MAX8893A})$ |
| Type | $0 \times 19$ (MAX8893B/MAX8893C) |
| Special Features | Read/write |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
|  | LDO4 | $\begin{aligned} & 00000000(0 \times 00)=0.8 \mathrm{~V} \\ & 00000001(0 \times 01)=0.9 \mathrm{~V} \\ & 00000010(0 \times 02)=1.0 \mathrm{~V} \\ & 00000011(0 \times 03)=1.1 \mathrm{~V} \\ & 00000100(0 \times 04)=1.2 \mathrm{~V} \\ & 00000101(0 \times 05)=1.3 \mathrm{~V} \\ & 00000110(0 \times 06)=1.4 \mathrm{~V} \\ & 00000111(0 \times 07)=1.5 \mathrm{~V} \\ & 00001000(0 \times 08)=1.6 \mathrm{~V} \\ & 00001001(0 \times 09)=1.7 \mathrm{~V} \\ & 00001010(0 \times 0 \mathrm{~A})= \\ & 00001011(0 \times 0 \mathrm{~V})=1.9 \mathrm{~V} \\ & 00001100(0 \times 0 \mathrm{C})=2.0 \mathrm{~V} \\ & 00001101(0 \times 0 \mathrm{D})=2.1 \mathrm{~V} \\ & 00001110(0 \times 0 \mathrm{E})=2.2 \mathrm{~V} \\ & 00001111(0 \times 0 \mathrm{~F})=2.3 \mathrm{~V} \\ & 00010000(0 \times 10)=2.4 \mathrm{~V} \\ & 00010001(0 \times 11)=2.5 \mathrm{~V} \\ & 00010010(0 \times 12)=2.6 \mathrm{~V} \\ & 00010011(0 \times 13)=2.7 \mathrm{~V} \\ & 00010100(0 \times 14)=2.8 \mathrm{~V} \\ & 00010101(0 \times 15)=2.9 \mathrm{~V} \\ & 00010110(0 \times 16)=3.0 \mathrm{~V} \\ & 00010111(0 \times 17)=3.1 \mathrm{~V} \\ & 00011000(0 \times 18)=3.2 \mathrm{~V} \\ & 00011001(0 \times 19)=3.3 \mathrm{~V} \end{aligned}$ | MAX8893A 00010110 (0x16) <br> MAX8893B <br> /MAX8893C 00011001 (0x19) |
| B7 (MSB) |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B6 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B5 |  |  |  |
| B5 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B4 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B3 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B2 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B1 |  |  |  |
| B1 |  |  |  |
|  |  |  |  |
| B0 (LSB) |  |  |  |
|  |  |  |  |
|  |  |  |  |

## بPMICs for Multimedia Application Processors in a $\mathbf{3 . 0 m m} \times 2.5 \mathrm{~mm}$ WLP

Table 15. LDO5
This register contains LDO5 output voltage controls.

| REGISTER NAME | LDO5 |
| :--- | :---: |
| Register Pointer | $0 \times 09$ |
|  | $0 \times 02$ (MAX8893A) |
| Reset Value | $0 \times 14$ (MAX8893B) |
|  | $0 \times 16$ (MAX8893C) |
| Type | Read/write |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :---: | :---: |
|  | LDO5 | $\begin{aligned} & 00000000(0 \times 00)=0.8 \mathrm{~V} \\ & 00000001(0 \times 01)=0.9 \mathrm{~V} \\ & 00000010(0 \times 02)=1.0 \mathrm{~V} \\ & 00000011(0 \times 03)=1.1 \mathrm{~V} \\ & 00000100(0 \times 04)=1.2 \mathrm{~V} \\ & 00000101(0 \times 05)=1.3 \mathrm{~V} \\ & 00000110(0 \times 06)=1.4 \mathrm{~V} \\ & 00000111(0 \times 07)=1.5 \mathrm{~V} \\ & 00001000(0 \times 08)=1.6 \mathrm{~V} \\ & 00001001(0 \times 09)=1.7 \mathrm{~V} \\ & 00001010(0 \times 0 \mathrm{~A})=1.8 \mathrm{~V} \\ & 00001011(0 \times 0 \mathrm{~B})=1.9 \mathrm{~V} \\ & 00001100(0 \times 0 \mathrm{C})=2.0 \mathrm{~V} \\ & 00001101(0 \times 0 \mathrm{D})=2.1 \mathrm{~V} \\ & 00001110(0 \times 0 \mathrm{E})=2.2 \mathrm{~V} \\ & 00001111(0 \times 0 \mathrm{~F})=2.3 \mathrm{~V} \\ & 00010000(0 \times 10)=2.4 \mathrm{~V} \\ & 00010001(0 \times 11)=2.5 \mathrm{~V} \\ & 00010010(0 \times 12)=2.6 \mathrm{~V} \\ & 00010011(0 \times 13)=2.7 \mathrm{~V} \\ & 00010100(0 \times 14)=2.8 \mathrm{~V} \\ & 00010101(0 \times 15)=2.9 \mathrm{~V} \\ & 00010110(0 \times 16)=3.0 \mathrm{~V} \\ & 00010111(0 \times 17)=3.1 \mathrm{~V} \\ & 00011000(0 \times 18)=3.2 \mathrm{~V} \\ & 00011001(0 \times 19)=3.3 \mathrm{~V} \end{aligned}$ |  |
| B7 (MSB) |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B6 |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B5 |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  | MAX8893A |
| B4 |  |  | 00000010 (0x02) |
|  |  |  | MAX8893B |
|  |  |  | 00010100 (0x14) |
| B3 |  |  | MAX8893C |
|  |  |  | 00010110 (0x16) |
|  |  |  |  |
| B2 |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
| B1 |  |  |  |
|  |  |  |  |
| B0 (LSB) |  |  |  |
|  |  |  |  |
|  |  |  |  |

# FPMIC for Multimedia Application Processor in 2.5mm x 3.0mm WLP 

## Table 16. SVER

This register contains the MAX8893A/MAX8893B/MAX8893C version number.

| REGISTER NAME | SVER |
| :--- | :---: |
| Register Pointer | $0 \times 46$ |
| Reset Value | $\mathrm{N} / \mathrm{A}$ |
| Type | Read |
| Special Features | - |


| BIT | NAME | DESCRIPTION | DEFAULT VALUE |
| :---: | :---: | :--- | :---: |
| B7 (MSB) | - | Reserved for future use | - |
| B6 | - | Reserved for future use | - |
| B5 | - | Reserved for future use | - |
| B4 | - | Reserved for future use | - |
| B3 | - | Reserved for future use | - |
| B2 | - | Reserved for future use | - |
| B1 | SVER | $00=$ MAX8893A <br> $01=$ MAX8893B <br> $10=$ MAX8893C | - |
| B0 (LSB) |  |  |  |

## Applications Information

## Step-Down Converter Input Capacitor

The input capacitor, CIN1, reduces the current peaks drawn from the battery or input power source and reduces switching noise in the IC. The impedance of CIN1 at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the step-down converter's fast soft-start, the input capacitance can be very low. For most applications, a $2.2 \mu \mathrm{~F}$ capacitor is sufficient. Connect CIN1 as close as possible to the IC to minimize the impact of PCB trace inductance.
For other input capacitors, use a $2.2 \mu \mathrm{~F}$ ceramic capacitor from IN2 to ground and a $2.2 \mu \mathrm{~F}$ ceramic capacitor from BATT to ground.

## Output Capacitor

The output capacitor, CBUCK, is required to keep the output voltage ripple small and to ensure regulation loop stability. CBUCK must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the
output capacitance can be very low. For most applications a $2.2 \mu \mathrm{~F}$ capacitor is sufficient. For optimum loadtransient performance and very low output ripple, the output capacitor value in $\mu \mathrm{F}$ should be equal to or larger than the inductor value in $\mu \mathrm{H}$.

## Inductor Selection

The recommended inductor for the step-down converter is from $1.0 \mu \mathrm{H}$ and $4.7 \mu \mathrm{H}$. Low inductance values are physically smaller, but require faster switching, resulting in some efficiency loss. The inductor's DC current rating needs to be only 100mA greater than the application's maximum load current because the step-down converter features zero current overshoot during startup and load transients.
For output voltages above 2.0V, when light load efficiency is important, the minimum recommended inductor is $2.2 \mu \mathrm{H}$. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the $50 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ range. To achieve higher efficiency at heavy loads (above 200mA) or minimum load regulation (but some transient overshoot), the inductor resistance should be kept below $100 \mathrm{~m} \Omega$. For light -oad applications up to 200 mA , much higher resistance is acceptable with very little impact on performance. See Table 17 for some suggested inductors.

## нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP

Table 17. Suggested Inductors

| MANUFACTURER | SERIES | INDUCTANCE <br> ( $\mu \mathrm{H}$ ) | $\begin{aligned} & \text { ESR } \\ & (\mathrm{m} \Omega) \end{aligned}$ | $\begin{aligned} & \text { ISAT } \\ & \text { (mA) } \end{aligned}$ | $\begin{gathered} \text { DIMENSIONS } \\ \left(\text { LTYP } \times \text { WTYP } \times \text { HMAX }^{(\mathrm{mm})}\right. \\ \left(\begin{array}{l} \text { man } \end{array}\right. \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Taiyo Yuden | LB2012 | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 150 \\ & 230 \end{aligned}$ | $\begin{aligned} & 300 \\ & 240 \end{aligned}$ | $2.0 \times 1.25 \times 1.45$ |
|  | LB2016 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{gathered} 90 \\ 110 \\ 130 \\ 200 \end{gathered}$ | $\begin{aligned} & 455 \\ & 350 \\ & 315 \\ & 280 \end{aligned}$ | $2.0 \times 1.6 \times 1.8$ |
|  | LB2518 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{gathered} 60 \\ 70 \\ 90 \\ 110 \end{gathered}$ | $\begin{aligned} & 500 \\ & 400 \\ & 340 \\ & 270 \end{aligned}$ | $2.5 \times 1.8 \times 2.0$ |
|  | LBC2518 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \\ & 3.3 \\ & 4.7 \end{aligned}$ | $\begin{gathered} 80 \\ 110 \\ 130 \\ 160 \\ 200 \end{gathered}$ | $\begin{aligned} & 775 \\ & 660 \\ & 600 \\ & 500 \\ & 430 \end{aligned}$ | $2.5 \times 1.8 \times 2.0$ |
| Murata | LQH32C_53 | $\begin{aligned} & 1.0 \\ & 2.2 \\ & 4.7 \end{aligned}$ | $\begin{gathered} 60 \\ 100 \\ 150 \\ \hline \end{gathered}$ | $\begin{aligned} & 1000 \\ & 790 \\ & 650 \end{aligned}$ | $3.2 \times 2.5 \times 1.7$ |
|  | LQM43FN | $\begin{aligned} & 2.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 100 \\ & 170 \end{aligned}$ | $\begin{aligned} & 400 \\ & 300 \end{aligned}$ | $4.5 \times 3.2 \times 0.9$ |
| TOKO | D310F | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 130 \\ & 170 \\ & 190 \end{aligned}$ | $\begin{aligned} & 1230 \\ & 1080 \\ & 1010 \end{aligned}$ | $3.6 \times 3.6 \times 1.0$ |
|  | D312C | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 2.7 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 100 \\ & 120 \\ & 150 \\ & 170 \end{aligned}$ | $\begin{gathered} 1290 \\ 1140 \\ 980 \\ 900 \end{gathered}$ | $3.6 \times 3.6 \times 1.2$ |
| Sumida | CDRH2D11 | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 3.3 \\ & 4.7 \end{aligned}$ | $\begin{gathered} 50 \\ 80 \\ 100 \\ 140 \end{gathered}$ | $\begin{aligned} & 900 \\ & 780 \\ & 600 \\ & 500 \end{aligned}$ | $3.2 \times 3.2 \times 1.2$ |

## FPMIC for Multimedia Application Processor in $2.5 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ WLP

## Capacitors for LDOs

For LDOs, the required output capacitance is dependent on the load currents. With rated maximum load currents, $2.2 \mu \mathrm{~F}$ (typ) capacitors are recommended for LDO1, LDO2, LDO3, and LDO5 and a 1.0رF capacitor is recommended for LDO4. For loads less than 150mA, it is sufficient to use $1.0 \mu \mathrm{~F}$ capacitors for stable operation over the full temperature range for LDO1, LDO2, LDO3, and LDO5. Reduce output noise and improve load transient response, stability, and power-supply rejection by using larger output capacitors.

## USB High-Speed Switch USB Switching

The USB high-speed switch is fully compliant with the USB 2.0 specification. The low on-resistance and low on-capacitance of these switches make it ideal for highperformance switching applications. It is ideal for routing USB data lines (see Figure 14) and for applications that require switching between multiple USB hosts (see Figure 15). The USB switch also features overvoltage fault protection to guard systems against shorts to the USB VBUS voltage that is required for all USB applications.

## Extended ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. COM1 and COM2 are further protected against static electricity. The state-of-the-art structures are developed to protect these pins against ESD up to $\pm 15 \mathrm{kV}$ without damage. The ESD structures withstand high ESD in normal operation and when the device is powered down. After an ESD event, the USB switch continues to function without latchup.
The USB high-speed switch is characterized for protection to the following limits:

- $\pm 15 \mathrm{kV}$ using Human Body Model
- $\pm 8 \mathrm{kV}$ using IEC 61000-4-2 Contact Discharge method
- $\pm 15 \mathrm{kV}$ using IEC 61000-4-2 Air-Gap Discharge method


Figure 14. USB Data Routing/Typical Application Circuit


Figure 15. Switching Between Multiple USB Hosts

## нPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ WLP

## PCB Layout and Routing

High switching frequencies and relatively large peak currents make the PCB layout a very important aspect of design. Good design minimizes excessive EMI on the voltage gradients in the ground plane that can result in instability or regulation errors. Connect the input and output capacitors as close as possible to the IC. Connect the inductor as close as possible to the IC and keep the traces short, direct, and wide. Connect AGND to the exposed pad directly under the IC. Connect AGND and PGND to the ground plane. Keep noisy traces, such as the LX node, as short as possible.

USB Hi-Speed requires careful PCB layout with $45 \Omega$ controlled-impedance matched traces of equal lengths. Ensure that bypass capacitors are as close as possible to the IC. Use large ground planes where possible.
Refer to the MAX8893 evaluation kit for an example PCB layout design.

# بPMICs for Multimedia Application Processors in a 3.0mm x 2.5mm WLP 

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 30 WLP | W302A3+2 | $\underline{\mathbf{2 1 - 0 0 1 6}}$ |

## нFPMICs for Multimedia Application Processors in a $3.0 \mathrm{~mm} \times \mathbf{2 . 5 m m}$ WLP

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $10 / 09$ | Initial release | - |
| 1 | $2 / 10$ | Added new TOCs 53, 54, and 55 to Typical Operating Characteristics section | 21 |

