

4

4524 Group

User's Manual

RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER
720 FAMILY / 4500 SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

REVISION HISTORY

4524 Group User's Manual

Rev.	Date	Description	
		Page	Summary
1.00	Dec 19, 2003	–	First edition issued
2.00	Aug 06, 2004	All pages 1-5 1-6 1-35 1-45 1-46 1-47 1-61 1-65 1-69 1-78 2-57 2-74 2-77 3-47	Words standardized: On-chip oscillator, A/D converter Power dissipation revised. Description of RESET pin revised. Fig.26 : Note 9 added. Some description revised. Fig.31: "DI" instruction added. Table 11:Revised. (5) LCD power supply circuit revised. Fig.51: State of quartz-crystal oscillator added. Fig.55: • Note 5 added, • "T5F" added to the transitions between from state E to states B, A, C and D • "Key-on wakeup"→"Wakeup" Note on Power source Voltage added. Table 2.5.1 : Notes 4 revised. Fig.2.7.4: State of quartz-crystal oscillator added. Fig.2.9.1: • Note 5 added, • "T5F" added to the transitions between from state E to states B, A, C and D • "Key-on wakeup"→"Wakeup" Note on Power source Voltage added.

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

- **CHAPTER 1 HARDWARE**

This chapter describes features of the microcomputer and operation of each peripheral function.

- **CHAPTER 2 APPLICATION**

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

- **CHAPTER 3 APPENDIX**

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

As for the Mask ROM confirmation form, the ROM programming confirmation form, and the Mark specification form which are to be submitted when ordering, refer to the "Renesas Technology Corp." Homepage (<http://www.renesas.com/en/rom>).

As for the Development tools and related documents, refer to the Product Info - 4524 Group (http://www.renesas.com/eng/products/mpumcu/specific/lcd_mcu/expand/e4524.htm) of "Renesas Technology Corp." Homepage.

Table of contents

CHAPTER 1 HARDWARE

DESCRIPTION	2
FEATURES	2
APPLICATION	2
PIN CONFIGURATION	3
BLOCK DIAGRAM	4
PERFORMANCE OVERVIEW	5
PIN DESCRIPTION	6
MULTIFUNCTION	7
DEFINITION OF CLOCK AND CYCLE	7
PORT FUNCTION	8
CONNECTIONS OF UNUSED PINS	9
PORT BLOCK DIAGRAMS	10
FUNCTION BLOCK OPERATIONS	18
CPU	18
PROGRAM MEMORY (ROM)	21
DATA MEMORY (RAM)	22
INTERRUPT FUNCTION	23
EXTERNAL INTERRUPTS	27
TIMERS	32
WATCHDOG TIMER	45
A/D CONVERTER (COMPARATOR)	47
SERIAL I/O	53
LCD FUNCTION	57
RESET FUNCTION	62
VOLTAGE DROP DETECTION CIRCUIT	66
POWER DOWN FUNCTION	67
CLOCK CONTROL	72
ROM ORDERING METHOD	74
LIST OF PRECAUTIONS	75
CONTROL REGISTERS	79
INSTRUCTIONS	86
SYMBOL	86
INDEX LIST OF INSTRUCTION FUNCTION	87
MACHINE INSTRUCTIONS (INDEX BY ALPHABET)	92
MACHINE INSTRUCTIONS (INDEX BY TYPES) (CONTINUED)	132
INSTRUCTION CODE TABLE	148
BUILT-IN PROM VERSION	150

CHAPTER 2 APPLICATION

2.1 I/O pins	2
2.1.1 I/O ports	2
2.1.2 Related registers	5
2.1.3 Port application examples	13
2.1.4 Notes on use	14
2.2 Interrupts	16
2.2.1 Interrupt functions	16
2.2.2 Related registers	19
2.2.3 Interrupt application examples	22
2.2.4 Notes on use	32
2.3 Timers	33
2.3.1 Timer functions	33
2.3.2 Related registers	34
2.3.3 Timer application examples	39
2.3.4 Notes on use	49
2.4 A/D converter	50
2.4.1 Related registers	51
2.4.2 A/D converter application examples	52
2.4.3 Notes on use	54
2.5 Serial I/O	56
2.5.1 Carrier functions	56
2.5.2 Related registers	57
2.5.3 Operation description	59
2.5.4 Serial I/O application example	62
2.5.5 Notes on use	65
2.6 LCD function	66
2.6.1 Operation description	66
2.6.2 Related registers	67
2.6.3 LCD application examples	69
2.6.4 Notes on use	71
2.7 Reset	72
2.7.1 Reset circuit	72
2.7.2 Internal state at reset	73
2.7.3 Notes on use	74
2.8 Voltage drop detection circuit	75
2.8.1 Note on use	76
2.9 Power down	77
2.9.1 Power down mode	78
2.9.2 Related registers	81
2.9.3 Power down function application example	85
2.9.4 Notes on use	86
2.10 Oscillation circuit	87
2.10.1 Oscillation circuit	87
2.10.2 Oscillation operation	89
2.10.3 Related register	90
2.10.4 Notes on use	90

CHAPTER 3 APPENDIX

3.1 Electrical characteristics	2
3.1.1 Absolute maximum ratings	2
3.1.2 Recommended operating conditions	3
3.1.3 Electrical characteristics	5
3.1.4 A/D converter recommended operating conditions	7
3.1.5 Voltage drop detection circuit characteristics	8
3.1.6 Basic timing diagram	8
3.2 Typical characteristics	9
3.2.1 V_{DD} - I_{DD} characteristics	9
3.2.2 Frequency characteristics	15
3.2.3 Port typical characteristics ($V_{DD} = 5.0$ V)	18
3.2.4 Port typical characteristics ($V_{DD} = 3.0$ V)	21
3.2.5 Input threshold characteristics	24
3.2.6 Pull-up resistor: V_{DD} -RPU characteristics example	27
3.2.7 Internal resistor for LCD power: T_a -RVLC	28
3.2.8 A/D converter typical characteristics	29
3.2.9 Analog input current characteristics example	32
3.2.10 A/D converter operation current (V_{DD} - I_{ADD}) characteristics	36
3.2.11 Voltage drop detection circuit characteristics	36
3.3 List of precautions	38
3.3.1 Program counter	38
3.3.2 Stack registers (SKs)	38
3.3.3 Notes on I/O port	38
3.3.4 Notes on interrupt	41
3.3.5 Notes on timer	42
3.3.6 Notes on A/D conversion	43
3.3.7 Notes on serial I/O	44
3.3.8 Notes on LCD function	45
3.3.9 Notes on reset	45
3.3.10 Notes on voltage drop detection circuit	45
3.3.11 Notes on power down	46
3.3.12 Notes on oscillation circuit	47
3.3.13 Electric characteristic differences between Mask ROM and One Time PROM version MCU	47
3.3.14 Notes on Power Source Voltage	47
3.4 Notes on noise	48
3.4.1 Shortest wiring length	48
3.4.2 Connection of bypass capacitor across V_{SS} line and V_{DD} line	50
3.4.3 wiring to analog input pins	51
3.4.4 Oscillator concerns	51
3.4.5 setup for I/O ports	52
3.4.6 providing of watchdog timer function by software	52
3.5 Package outline	54

List of figures

CHAPTER 1 HARDWARE

Pin configuration (top view) (4524 Group)	3
Block diagram (4524 Group)	4
Port block diagram (1)	10
Port block diagram (2)	11
Port block diagram (3)	12
Port block diagram (4)	13
Port block diagram (5)	14
Port block diagram (6)	15
Port block diagram (7)	16
Port block diagram (8)	17
Fig. 1 AMC instruction execution example	18
Fig. 2 RAR instruction execution example	18
Fig. 3 Registers A, B and register E	18
Fig. 4 TABP p instruction execution example	18
Fig. 5 Stack registers (SKs) structure	19
Fig. 6 Example of operation at subroutine call	19
Fig. 7 Program counter (PC) structure	20
Fig. 8 Data pointer (DP) structure	20
Fig. 9 SD instruction execution example	20
Fig. 10 ROM map of M34524ED	21
Fig. 11 Page 1 (addresses 0080 ₁₆ to 00FF ₁₆) structure	21
Fig. 12 RAM map	22
Fig. 13 Program example of interrupt processing	24
Fig. 14 Internal state when interrupt occurs	24
Fig. 15 Interrupt system diagram	24
Fig. 16 Interrupt sequence	26
Fig. 17 External interrupt circuit structure	27
Fig. 18 External 0 interrupt program example-1	30
Fig. 19 External 0 interrupt program example-2	30
Fig. 20 External 0 interrupt program example-3	30
Fig. 21 External 1 interrupt program example-1	31
Fig. 22 External 1 interrupt program example-2	31
Fig. 23 External 1 interrupt program example-3	31
Fig. 24 Auto-reload function	32
Fig. 25 Timer structure (1)	34
Fig. 26 Timer structure (2)	35
Fig. 27 Timer 4 operation (reload register R4L: "03 ₁₆ ", R4H: "02 ₁₆ ")	42
Fig. 28 CNTR1 output auto-control function by timer 3	43
Fig. 29 Timer 4 count start/stop timing	44
Fig. 30 Watchdog timer function	45
Fig. 31 Program example to start/stop watchdog timer	46
Fig. 32 Program example to enter the mode when using the watchdog timer	46
Fig. 33 A/D conversion circuit structure	47
Fig. 34 A/D conversion timing chart	50
Fig. 35 Setting registers	50
Fig. 36 Comparator operation timing chart	51
Fig. 37 Definition of A/D conversion accuracy	52

Fig. 38 Serial I/O structure	53
Fig. 39 Serial I/O register state when transfer	54
Fig. 40 Serial I/O connection example.....	55
Fig. 41 Timing of serial I/O data transfer	55
Fig. 42 LCD clock control circuit structure	57
Fig. 43 LCD controller/driver	58
Fig. 44 LCD RAM map.....	59
Fig. 45 LCD controller/driver structure	60
Fig. 46 LCD power source circuit example (1/3 bias condition selected)	61
Fig. 47 <u>Reset</u> release timing	62
Fig. 48 RESET pin input waveform and reset operation	62
Fig. 49 Structure of reset pin and its peripherals, and power-on reset operation	63
Fig. 50 Internal state at reset	64
Fig. 51 Internal state at reset	65
Fig. 52 Voltage drop detection reset circuit	66
Fig. 53 Voltage drop detection circuit operation waveform.....	66
Fig. 54 V_{DD} and V_{RST}	66
Fig. 55 State transition	69
Fig. 56 Set source and clear source of the P flag	69
Fig. 57 Start condition identified example using the SNZP instruction.....	69
Fig. 58 Clock control circuit structure	72
Fig. 59 Switch to ceramic oscillation/RC oscillation.....	73
Fig. 60 Handling of X_{IN} and X_{OUT} when operating on-chip oscillator	73
Fig. 61 Ceramic resonator external circuit	73
Fig. 62 External RC oscillation circuit.....	73
Fig. 63 External clock input circuit	74
Fig. 64 External quartz-crystal circuit.....	74
Fig. 65 External 0 interrupt program example-1.....	76
Fig. 66 External 0 interrupt program example-2.....	76
Fig. 67 External 0 interrupt program example-3.....	76
Fig. 69 External 1 interrupt program example-2.....	77
Fig. 70 External 1 interrupt program example-3.....	77
Fig. 71 A/D converter program example-3	77
Fig. 72 Analog input external circuit example-1	78
Fig. 73 Analog input external circuit example-2	78
Fig. 74 V_{DD} and V_{RST}	78
Fig. 75 Pin configuration of built-in PROM version	150
Fig. 76 PROM memory map.....	151
Fig. 77 Flow of writing and test of the product shipped in blank.....	151

CHAPTER 2 APPLICATION

Fig. 2.1.1 Key input by key scan.....	13
Fig. 2.1.2 Key scan input timing.....	13
Fig. 2.2.1 External 0 interrupt operation example	23
Fig. 2.2.2 External 0 interrupt setting example	24
Fig. 2.2.3 External 1 interrupt operation example	25
Fig. 2.2.4 External 1 interrupt setting example	26
Fig. 2.2.5 Timer 1 constant period interrupt setting example.....	27
Fig. 2.2.6 Timer 2 constant period interrupt setting example.....	28
Fig. 2.2.7 Timer 3 constant period interrupt setting example.....	29
Fig. 2.2.8 Timer 4 constant period interrupt setting example.....	30
Fig. 2.2.9 Timer 5 constant period interrupt setting example.....	31

Fig. 2.3.1 Peripheral circuit example	39
Fig. 2.3.2 Timer 4 operation	40
Fig. 2.3.3 Watchdog timer function	41
Fig. 2.3.4 Constant period measurement setting example	42
Fig. 2.3.5 CNTR ₀ output setting example	43
Fig. 2.3.6 CNTR ₀ input setting example	44
Fig. 2.3.7 Timer start by external input setting example	45
Fig. 2.3.8 PWM output control setting example	46
Fig. 2.3.9 Constant period counter by timer 5 setting example	47
Fig. 2.3.10 Watchdog timer setting example	48
Fig. 2.4.1 A/D converter structure	50
Fig. 2.4.2 A/D conversion mode setting example	53
Fig. 2.4.3 Analog input external circuit example-1	54
Fig. 2.4.4 Analog input external circuit example-2	54
Fig. 2.4.5 A/D converter operating mode program example	54
Fig. 2.5.1 Serial I/O block diagram	56
Fig. 2.5.2 Serial I/O connection example	59
Fig. 2.5.3 Serial I/O register state when transfer	59
Fig. 2.5.4 Serial I/O transfer timing	60
Fig. 2.5.5 Setting example when a serial I/O of master side is not used	63
Fig. 2.5.6 Setting example when a serial I/O interrupt of slave side is used	64
Fig. 2.6.1 LCD clock control circuit structure	66
Fig. 2.6.2 LCD RAM map	67
Fig. 2.6.3 LCD display panel example	69
Fig. 2.6.4 Segment assignment example	69
Fig. 2.6.5 LCD RAM assignment example	69
Fig. 2.6.6 Initial setting example	70
Fig. 2.7.1 Structure of reset pin and its peripherals,, and power-on reset operation	72
Fig. 2.7.2 Oscillation stabilizing time after system is released from reset	72
Fig. 2.7.3 Internal state at reset	73
Fig. 2.7.4 Internal state at reset	74
Fig. 2.8.1 Voltage drop detection circuit	75
Fig. 2.8.2 Voltage drop detection circuit operation waveform example	75
Fig. 2.8.3 V _{DD} and V _{RST}	76
Fig. 2.9.1 State transition	77
Fig. 2.9.2 Start condition identified example	80
Fig. 2.9.3 Software setting example	85
Fig. 2.10.1 Switch to ceramic oscillation/RC oscillation	87
Fig. 2.10.2 Handling of X _{IN} and X _{OUT} when operating on-chip oscillator	87
Fig. 2.10.3 Ceramic resonator external circuit	88
Fig. 2.10.4 External RC oscillation circuit	88
Fig. 2.10.5 External clock input circuit	88
Fig. 2.10.6 External quartz-crystal circuit	88
Fig. 2.10.7 Structure of clock control circuit	89

CHAPTER 3 APPENDIX

Fig. 3.2.1 A/D conversion characteristics data	29
Fig. 3.3.1 Analog input external circuit example-1	43
Fig. 3.3.2 Analog input external circuit example-2	43
Fig. 3.3.3 A/D converter operating mode program example	43
Fig. 3.3.4 V_{DD} and V_{RST}	45
Fig. 3.4.1 Selection of packages	48
Fig. 3.4.2 Wiring for the \overline{RESET} input pin	48
Fig. 3.4.3 Wiring for clock I/O pins	49
Fig. 3.4.4 Wiring for CNV_{SS} pin.....	49
Fig. 3.4.5 Wiring for the V_{PP} pin of the built-in PROM version	50
Fig. 3.4.6 Bypass capacitor across the V_{SS} line and the V_{DD} line	50
Fig. 3.4.7 Analog signal line and a resistor and a capacitor	51
Fig. 3.4.8 Wiring for a large current signal line	51
Fig. 3.4.9 Wiring to a signal line where potential levels change frequently	52
Fig. 3.4.10 V_{SS} pattern on the underside of an oscillator	52
Fig. 3.4.11 Watchdog timer by software	53

List of tables

CHAPTER 1 HARDWARE

Table Selection of system clock	7
Table 1 ROM size and pages	21
Table 2 RAM size	22
Table 3 Interrupt sources	23
Table 4 Interrupt request flag, interrupt enable bit and skip instruction	23
Table 5 Interrupt enable bit function	23
Table 6 Interrupt control registers	25
Table 7 External interrupt activated conditions	27
Table 8 External interrupt control register	29
Table 9 Function related timers	33
Table 10 Timer related registers	36
Table 11 A/D converter characteristics	47
Table 12 A/D control registers	48
Table 13 Change of successive comparison register AD during A/D conversion	49
Table 14 Serial I/O pins	53
Table 15 Serial I/O control register	53
Table 16 Processing sequence of data transfer from master to slave	56
Table 17 Duty and maximum number of displayed pixels	57
Table 18 LCD control registers	59
Table 19 Port state at reset	63
Table 20 Voltage drop detection circuit operation state	66
Table 21 Functions and states retained at power down	67
Table 22 Return source and return condition	68
Table 23 Key-on wakeup control register, pull-up control register and interrupt control register	70
Table 24 Clock control register MR	74
Table 25 Product of built-in PROM version	150

CHAPTER 2 APPLICATION

Table 2.1.1 Timer control register W3	5
Table 2.1.2 Timer control register W4	5
Table 2.1.3 Timer control register W6	6
Table 2.1.4 Serial I/O control register J1	6
Table 2.1.5 A/D control register Q2	7
Table 2.1.6 A/D control register Q3	7
Table 2.1.7 Pull-up control register PU0	8
Table 2.1.8 Pull-up control register PU1	8
Table 2.1.9 Port output structure control register FR0	9
Table 2.1.10 Port output structure control register FR1	9
Table 2.1.11 Port output structure control register FR2	10
Table 2.1.12 Port output structure control register FR3	10
Table 2.1.13 Key-on wakeup control register K0	11
Table 2.1.14 Key-on wakeup control register K1	11
Table 2.1.15 Key-on wakeup control register K2	12
Table 2.1.16 Connections of unused pins	15

Table 2.2.1	Interrupt control register V1	19
Table 2.2.2	Interrupt control register V2	20
Table 2.2.3	Interrupt control register I1	20
Table 2.2.4	Interrupt control register I2	21
Table 2.2.5	Interrupt control register I3	21
Table 2.3.1	Interrupt control register V1	34
Table 2.3.2	Interrupt control register V2	34
Table 2.3.3	Interrupt control register I3	35
Table 2.3.4	Timer control register PA	35
Table 2.3.5	Timer control register W1	35
Table 2.3.6	Timer control register W2	36
Table 2.3.7	Timer control register W3	36
Table 2.3.8	Timer control register W4	37
Table 2.3.9	Timer control register W5	37
Table 2.3.10	Timer control register W6	38
Table 2.4.1	Interrupt control register V2	51
Table 2.4.2	A/D control register Q1	51
Table 2.4.3	A/D control register Q2	52
Table 2.4.4	A/D control register Q3	52
Table 2.4.5	Recommended operating conditions (when using A/D converter)	55
Table 2.5.1	Interrupt control register V2	57
Table 2.5.2	Interrupt control register I3	57
Table 2.5.3	Serial I/O mode register J1	58
Table 2.6.1	Duty and maximum number of displayed pixels	66
Table 2.6.2	LCD control register L1	67
Table 2.6.3	LCD control register L2	68
Table 2.6.4	Timer control register W6	68
Table 2.8.1	Voltage drop detection circuit operation state	75
Table 2.9.1	Functions and states retained at power down mode	79
Table 2.9.2	Return source and return condition	80
Table 2.9.3	Start condition identification	80
Table 2.9.4	Interrupt control register I1	81
Table 2.9.5	Interrupt control register I2	81
Table 2.9.6	Clock control register MR	82
Table 2.9.7	Pull-up control register PU0	82
Table 2.9.8	Pull-up control register PU1	83
Table 2.9.9	Key-on wakeup control register K0	83
Table 2.9.10	Key-on wakeup control register K1	84
Table 2.9.11	Key-on wakeup control register K2	84
Table 2.10.1	Clock control register MR	90

CHAPTER 3 APPENDIX

Table 3.1.1	Absolute maximum ratings	2
Table 3.1.2	Recommended operating conditions 1	3
Table 3.1.3	Recommended operating conditions 2	4
Table 3.1.4	Electrical characteristics 1	5
Table 3.1.5	Electrical characteristics 2	6
Table 3.1.6	A/D converter recommended operating conditions	7
Table 3.1.7	A/D converter characteristics	7
Table 3.1.8	Voltage drop detection circuit characteristics	8
Table 3.3.1	Connections of unused pins	40
Table 3.3.2	Recommended operating conditions (when using A/D converter)	44

CHAPTER 1

HARDWARE

DESCRIPTION

FEATURES

APPLICATION

PIN CONFIGURATION

BLOCK DIAGRAM

PERFORMANCE OVERVIEW

PIN DESCRIPTION

FUNCTION BLOCK OPERATIONS

ROM ORDERING METHOD

LIST OF PRECAUTIONS

CONTROL REGISTERS

INSTRUCTIONS

BUILT-IN PROM VERSION

DESCRIPTION

The 4524 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with main clock selection function, serial I/O, four 8-bit timers (each timer has one or two reload registers), 10-bit A/D converter, interrupts, and LCD control circuit.

The various microcomputers in the 4524 Group include variations of the built-in memory size as shown in the table below.

FEATURES

- Minimum instruction execution time 0.5 μ s
(at 6 MHz oscillation frequency, in high-speed through-mode)
- Supply voltage
 - Mask ROM version 2.0 to 5.5 V
 - One Time PROM version 2.5 to 5.5 V
(It depends on oscillation frequency and operation mode)
- Timers
 - Timer 1 8-bit timer with a reload register
 - Timer 2 8-bit timer with a reload register
 - Timer 3 8-bit timer with a reload register
 - Timer 4 8-bit timer with two reload registers
 - Timer 5 16-bit timer (fixed dividing frequency)

- Interrupt 9 sources
- Key-on wakeup function pins 10
- LCD control circuit
 - Segment output 20
 - Common output 4
- Serial I/O 8-bit X 1
- A/D converter 10-bit successive approximation method
- Voltage drop detection circuit (Reset) Typ. 3.5 V
- Watchdog timer
- Clock generating circuit
 - Main clock
(ceramic resonator/RC oscillation/on-chip oscillator)
 - Sub-clock
(quartz-crystal oscillation)
- LED drive directly enabled (port D)


APPLICATION

Household appliance, consumer electronics, office automation equipment


Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34524M8-XXXFP	8192 words	512 words	64P6N-A	Mask ROM
M34524MC-XXXFP	12288 words	512 words	64P6N-A	Mask ROM
M34524EDFP (Note)	16384 words	512 words	64P6N-A	One Time PROM

Note: Shipped in blank.

PIN CONFIGURATION



Pin configuration (top view) (4524 Group)



Block diagram (4524 Group)

PERFORMANCE OVERVIEW

Parameter		Function	
Number of basic instructions		159	
Minimum instruction execution time		0.5 μ s (at 6 MHz oscillation frequency, in high-speed through mode)	
Memory sizes	ROM	M34524M8	8192 words X 10 bits
		M34524MC	12288 words X 10 bits
		M34524ED	16384 words X 10 bits
	RAM	512 words X 4 bits (including LCD display RAM 20 words X 4 bits)	
Input/Output ports	D0–D7	I/O	Eight independent I/O ports. Input is examined by skip decision. The output structure can be switched by software. Ports D4, D5, D6 and D7 are also used as SIN, SOUT, SCK and CNTR0 pin.
	D8, D9	Output	Two independent output ports. Ports D8 and D9 are also used as INT0 and INT1, respectively.
	P00–P03	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software.
	P10–P13	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software.
	P20–P23	I/O	4-bit I/O port; Ports P20–P23 are also used as AIN0–AIN3, respectively.
	P30–P33	I/O	4-bit I/O port; Ports P30–P33 are also used as AIN4–AIN7, respectively.
	P40–P43	I/O	4-bit I/O port; The output structure can be switched by software.
	C	Output	1-bit output; Port C is also used as CNTR1 pin.
Timers	Timer 1		8-bit programmable timer with a reload register and has an event counter.
	Timer 2		8-bit programmable timer with a reload register.
	Timer 3		8-bit programmable timer with a reload register and has an event counter.
	Timer 4		8-bit programmable timer with two reload registers.
	Timer 5		16-bit timer, fixed dividing frequency
A/D converter		10-bit X 1, 8-bit comparator is equipped.	
Serial I/O		8-bit X 1	
LCD control circuit	Selective bias value		1/2, 1/3 bias
	Selective duty value		2, 3, 4 duty
	Common output		4
	Segment output		20
	Internal resistor for power supply		2r X 3, 2r X 2, r X 3, r X 2 (they can be switched by software.)
Interrupt	Sources		9 (two for external, five for timer, A/D, serial I/O)
	Nesting		1 level
Subroutine nesting		8 levels	
Device structure		CMOS silicon gate	
Package		64-pin plastic molded QFP (64P6N)	
Operating temperature range		–20 °C to 85 °C	
Supply voltage	Mask ROM version		2 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)
	One Time PROM version		2.5 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)
Power dissipation	Active mode		2.8 mA (Ta=25°C, VDD = 5 V, f(XIN) = 6 MHz, f(XCIN) = 32 kHz, f(STCK) = f(XIN))
	Clock operating mode		20 μ A (Ta=25°C, VDD = 5 V, f(XCIN) = 32 kHz)
	At RAM back-up		0.1 μ A (Ta=25°C, VDD = 5 V)

PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	—	Connected to a plus power supply.
VSS	Ground	—	Connected to a 0 V power supply.
CNVSS	CNVSS	—	Connect CNVSS to VSS and apply "L" (0V) to CNVSS certainly.
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer, the built-in power-on reset, or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
XOUT	Main clock output	Output	
XCIN	Sub-clock input	Input	I/O pins of the sub-clock generating circuit. Connect a 32 kHz quartz-crystal oscillator between pins XCIN and XCOU. A feedback resistor is built-in between them.
XCOU	Sub-clock output	Output	
D0–D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D4–D7 is also used as SIN, SOUT, SCK and CNTR0 pin.
D8, D9	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is N-channel open-drain. Ports D8 and D9 are also used as INT0 pin and INT1 pin, respectively.
P00–P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10–P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P20–P23	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20–P23 are also used as AIN0–AIN3, respectively.
P30–P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30–P33 are also used as AIN4–AIN7, respectively.
P40–P43	I/O port P4	I/O	Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain.
Port C	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR1 pin.
COM0–COM3	Common output	Output	LCD common output pins. Pins COM0 and COM1 are used at 1/2 duty, pins COM0–COM2 are used at 1/3 duty and pins COM0–COM3 are used at 1/4 duty.
SEG0–SEG19	Segment output	Output	LCD segment output pins. SEG0–SEG2 pins are used as VLC3–VLC1 pins, respectively.
VLC3–VLC1	LCD power supply	–	LCD power supply pins. When the internal resistor is used, VDD pin is connected to VLC3 pin (if luminance adjustment is required, VDD pin is connected to VLC3 pin through a resistor). When the external power supply is used, apply the voltage $0 \leq VLC1 \leq VLC2 \leq VLC3 \leq VDD$. VLC3–VLC1 pins are used as SEG0–SEG2 pins, respectively.
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4. CNTR0 pin and CNTR1 pin are also used as Ports D7 and C, respectively.
INT0, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports D8 and D9, respectively.
AIN0–AIN7	Analog input	Input	A/D converter analog input pins. AIN0–AIN7 are also used as ports P20–P23 and P30–P33, respectively.
SCK	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port D6.
SOUT	Serial I/O data output	Output	Serial I/O data output pin. SOUT pin is also used as port D5.
SIN	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port D4.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D4	SIN	SIN	D4	C	CNTR1	CNTR1	C
D5	SOUT	SOUT	D5	P20	AIN0	AIN0	P20
D6	SCK	SCK	D6	P21	AIN1	AIN1	P21
D7	CNTR0	CNTR0	D7	P22	AIN2	AIN2	P22
D8	INT0	INT0	D8	P23	AIN3	AIN3	P23
D9	INT1	INT1	D9	P30	AIN4	AIN4	P30
VLC3	SEG0	SEG0	VLC3	P31	AIN5	AIN5	P31
VLC2	SEG1	SEG1	VLC2	P32	AIN6	AIN6	P32
VLC1	SEG2	SEG2	VLC1	P33	AIN7	AIN7	P33

Notes 1: Pins except above have just single function.

2: The output of D8 and D9 can be used even when INT0 and INT1 are selected.

3: The input of ports D4–D6 can be used even when SIN, SOUT and Sck are selected.

4: The input/output of D7 can be used even when CNTR0 (input) is selected.

5: The input of D7 can be used even when CNTR0 (output) is selected.

6: The port C "H" output function can be used even when CNTR1 (output) is selected.

DEFINITION OF CLOCK AND CYCLE

● Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock ($f(X_{IN})$) by the external ceramic resonator
- Clock ($f(X_{IN})$) by the external RC oscillation
- Clock ($f(X_{IN})$) by the external input
- Clock ($f(RING)$) of the on-chip oscillator which is the internal oscillator
- Clock ($f(X_{CIN})$) by the external quartz-crystal oscillation

● System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

● Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

● Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

Register MR				System clock	Operation mode
MR3	MR2	MR1	MR0		
0	0	0	0	$f(STCK) = f(X_{IN})$ or $f(RING)$	High-speed through mode
		X	1	$f(STCK) = f(X_{CIN})$	Low-speed through mode
0	1	0	0	$f(STCK) = f(X_{IN})/2$ or $f(RING)/2$	High-speed frequency divided by 2 mode
		X	1	$f(STCK) = f(X_{CIN})/2$	Low-speed frequency divided by 2 mode
1	0	0	0	$f(STCK) = f(X_{IN})/4$ or $f(RING)/4$	High-speed frequency divided by 4 mode
		X	1	$f(STCK) = f(X_{CIN})/4$	Low-speed frequency divided by 4 mode
1	1	0	0	$f(STCK) = f(X_{IN})/8$ or $f(RING)/8$	High-speed frequency divided by 8 mode
		X	1	$f(STCK) = f(X_{CIN})/8$	Low-speed frequency divided by 8 mode

X: 0 or 1

Note: The $f(RING)/8$ is selected after system is released from reset.

PORT FUNCTION

Port	Pin	Input Output	Output structure	I/O unit	Control instructions	Control registers	Remark
Port D	D0–D3, D4/SIN, D5/SOUT, D6/SCK, D7/CNTR0	I/O (8)	N-channel open-drain/ CMOS	1	SD, RD SZD CLD	FR1, FR2 J1 W6	Output structure selection function (programmable)
	D8/INT0, D9/INT1	Output (2)	N-channel open-drain			I1, I2 K2	Key-on wakeup function (programmable)
Port P0	P00–P03	I/O (4)	N-channel open-drain/ CMOS	4	OP0A IAP0	FR0 PU0 K0	Built-in programmable pull-up functions and key-on wakeup functions (programmable)
Port P1	P10–P13	I/O (4)	N-channel open-drain/ CMOS	4	OP1A IAP1	FR0 PU1 K1	Built-in programmable pull-up functions and key-on wakeup functions (programmable)
Port P2	P20/AIN0–P23/AIN3	I/O (4)	N-channel open-drain	4	OP2A IAP2	Q2	
Port P3	P30/AIN4–P33/AIN7	I/O (4)	N-channel open-drain	4	OP3A IAP3	Q3	
Port P4	P40–P43	I/O (4)	N-channel open-drain/ CMOS	4	OP4A IAP4	FR3	Output structure selection function (programmable)
Port C	C/CNTR1	Output (1)	CMOS	1	RCP SCP	W4	

CONNECTIONS OF UNUSED PINS


Pin	Connection	Usage condition
XIN	Connect to Vss.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.) (Note 1) Sub-clock input is selected for system clock (MR0=1). (Note 2)
XOUT	Open.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.) (Note 1) RC oscillator is selected (CRCK instruction is executed) External clock input is selected for main clock (CMCK instruction is executed). (Note 3) Sub-clock input is selected for system clock (MR0=1). (Note 2)
XCIN	Connect to Vss.	Sub-clock is not used.
XCOU	Open.	Sub-clock is not used.
D0–D3	Open.	—————
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 4)
D4/SIN	Open.	SIN pin is not selected.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D5/SOUT	Open.	—————
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D6/SCK	Open.	SCK pin is not selected.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D7/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D8/INT0	Open.	"0" is set to output latch.
	Connect to Vss.	—————
D9/INT1	Open.	"0" is set to output latch.
	Connect to Vss.	—————
C/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.
P00–P03	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5) The pull-up function is not selected. (Note 4) The key-on wakeup function is not selected. (Note 4)
P10–P13	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5) The pull-up function is not selected. (Note 4) The key-on wakeup function is not selected. (Note 4)
P20/AIN0– P23/AIN3	Open.	—————
	Connect to Vss.	—————
P30/AIN4– P33/AIN7	Open.	—————
	Connect to Vss.	—————
P40–P43	Open.	—————
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5)
COM0–COM3	Open.	—————
VLC3/SEG0	Open.	SEG0 pin is selected.
VLC2/SEG1	Open.	SEG1 pin is selected.
VLC1/SEG2	Open.	SEG2 pin is selected.
SEG3–SEG19	Open.	—————

- Notes 1: When the CMCK and CRCK instructions are not executed, the internal oscillation (on-chip oscillator) is selected for main clock.
2: When sub-clock (XCIN) input is selected (MR0 = 1) for the system clock by setting "1" to bit 1 (MR1) of clock control register MR, main clock is stopped.
3: Select the ceramic resonance by executing the CMCK instruction to use the external clock input for the main clock.
4: Be sure to select the output structure of ports D0–D3 and P40–P43 and the pull-up function and key-on wakeup function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.
5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.


(Note when connecting to Vss and VDD)

- Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.


PORT BLOCK DIAGRAMS




Port block diagram (1)




Port block diagram (2)




Port block diagram (3)




Port block diagram (4)




Port block diagram (5)



Port block diagram (6)



Port block diagram (7)



Port block diagram (8)

**FUNCTION BLOCK OPERATIONS
CPU**

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A0 is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34524ED.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34524M8	8192 words	64 (0 to 63)
M34524MC	12288 words	96 (0 to 95)
M34524ED	16384 words	128 (0 to 127)

Note: Data in pages 64 to 127 can be referred with the TABP p instruction after the SBK instruction is executed.
Data in pages 0 to 63 can be referred with the TABP p instruction after the RBK instruction is executed.

A part of page 1 (addresses 0080₁₆ to 00FF₁₆) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 0100₁₆ to 017F₁₆) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34524ED




Fig. 11 Page 1 (addresses 0080₁₆ to 00FF₁₆) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). RAM includes the area for LCD.

RAM includes the area for LCD.

When writing "1" to a bit corresponding to displayed segment, the segment is turned on.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34524M8	512 words X 4 bits (2048 bits)
M34524MC	512 words X 4 bits (2048 bits)
M34524ED	512 words X 4 bits (2048 bits)




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set to "1" when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until it is cleared to "0" by the interrupt occurrence or the skip instruction.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set to "1" when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 5 interrupt	Timer 5 underflow	Address A in page 1
7	A/D interrupt	Completion of A/D conversion	Address C in page 1
8	Timer 4 interrupt or Serial I/O interrupt (Note)	Timer 4 underflow or completion of serial I/O transmit/receive	Address E in page 1

Note: Timer 4 interrupt or serial I/O interrupt can be selected by the timer 4, serial I/O interrupt source selection bit (I30).

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 5 interrupt	T5F	SNZT5	V21
A/D interrupt	ADF	SNZAD	V22
Timer 4 interrupt	T4F	SNZT4	V23
Serial I/O interrupt	SIOF	SNZSI	V23

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

- Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

- Interrupt control register V2

The timer 3, timer 5, A/D, Timer 4 and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

- Interrupt control register I3

The timer 4, serial I/O interrupt source selection bit is assigned to register I3. Set the contents of this register through register A with the TI3A instruction. The TAI3 instruction can be used to transfer the contents of register I3 to register A.

Table 6 Interrupt control registers

Interrupt control register V1		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)	
V11	External 1 interrupt enable bit	0	Interrupt disabled (SNZ1 instruction is valid)	
		1	Interrupt enabled (SNZ1 instruction is invalid) (Note 2)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)	

Interrupt control register V2		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV2/TV2A
V23	Timer 4, serial I/O interrupt enable bit (Note 3)	0	Interrupt disabled (SNZT4, SNZSI instruction is valid)	
		1	Interrupt enabled (SNZT4, SNZSI instruction is invalid) (Note 2)	
V22	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)	
		1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)	
V21	Timer 5 interrupt enable bit	0	Interrupt disabled (SNZT5 instruction is valid)	
		1	Interrupt enabled (SNZT5 instruction is invalid) (Note 2)	
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid) (Note 2)	

Interrupt control register I3		at reset : 0 ₂	at power down : state retained	R/W TAI3/TI3A
I30	Timer 4, serial I/O interrupt source selection bit	0	Timer 4 interrupt valid, serial I/O interrupt invalid	
		1	Serial I/O interrupt valid, timer 4 interrupt invalid	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: Select the timer 4 interrupt or serial I/O interrupt by the timer 4, serial I/O interrupt source selection bit (I30).

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the machine cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles when the interrupt conditions are satisfied on execution of two-cycle instructions or three-cycle instructions. (Refer to Figure 16).




Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4524 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D8/INT0	When the next waveform is input to D8/INT0 pin <ul style="list-style-type: none"> Falling waveform ("H"→"L") Rising waveform ("L"→"H") Both rising and falling waveforms 	I11 I12
External 1 interrupt	D9/INT1	When the next waveform is input to D9/INT1 pin <ul style="list-style-type: none"> Falling waveform ("H"→"L") Rising waveform ("L"→"H") Both rising and falling waveforms 	I21 I22




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to D8/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to D8/INT0 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D8/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to D9/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 1 interrupt activated condition

External 1 interrupt activated condition is satisfied when a valid waveform is input to D9/INT1 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.

- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I2.
- ③ Clear the EXF1 flag to "0" with the SNZ1 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
- ⑤ Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the D9/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.

(3) External interrupt control registers

- Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

- Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 8 External interrupt control register

Interrupt control register I1		at reset : 00002	at power down : state retained	R/W TAI1/TI1A
I13	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled	
		1	INT0 pin input enabled	
I12	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZI0 instruction)	
I11	INT0 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT0 pin Timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Interrupt control register I2		at reset : 00002	at power down : state retained	R/W TAI2/TI2A
I23	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled	
		1	INT1 pin input enabled	
I22	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction)	
I21	INT1 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I20	INT1 pin Timer 3 count start synchronous circuit selection bit	0	Timer 3 count start synchronous circuit not selected	
		1	Timer 3 count start synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of these bits (I12, I13, I22 and I23) are changed, the external interrupt request flag (EXF0, EXF1) may be set.

(4) Notes on External 0 interrupts

① Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D8/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18③).

```

    ⋮
    LA   4   ; (XXX02)
    TV1A ; The SNZ0 instruction is valid ..... ①
    LA   8   ; (1XXX2)
    TI1A ; Control of INT0 pin input is changed
    NOP   ..... ②
    SNZ0 ; The SNZ0 instruction is executed
          (EXF0 flag cleared)
    NOP   ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 18 External 0 interrupt program example-1

② Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the power down function is selected and the input of INT0 pin is disabled, be careful about the following notes.

- When the input of INT0 pin is disabled, invalidate the key-on wakeup function of INT0 pin (register K20 = "0") before system goes into the power down mode. (refer to Figure 19①).

```

    ⋮
    LA   0   ; (XXX02)
    TK2A ; INT0 key-on wakeup invalid ..... ①
    DI
    EPOF
    POF2 ; RAM back-up
    ⋮
    X : these bits are not used here.
    
```

Fig. 19 External 0 interrupt program example-2

③ Note on bit 2 of register I1

When the interrupt valid waveform of the D8/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D8/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).

```

    ⋮
    LA   4   ; (XXX02)
    TV1A ; The SNZ0 instruction is valid ..... ①
    LA  12   ; (X1XX2)
    TI1A ; Interrupt valid waveform is changed
    NOP   ..... ②
    SNZ0 ; The SNZ0 instruction is executed
          (EXF0 flag cleared)
    NOP   ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 20 External 0 interrupt program example-3

(5) Notes on External 1 interrupts

① Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

- Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21①) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 21③).

```

    ⋮
    LA    4    ; (XX0X2)
    TV1A    ; The SNZ1 instruction is valid ..... ①
    LA    8    ; (1XXX2)
    TI2A    ; Control of INT1 pin input is changed
    NOP     ..... ②
    SNZ1    ; The SNZ1 instruction is executed
           (EXF1 flag cleared)
    NOP     ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 21 External 1 interrupt program example-1

② Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared, the power down function is selected and the input of INT1 pin is disabled, be careful about the following notes.

- When the input of INT1 pin is disabled, invalidate the key-on wakeup function of INT1 pin (register K22 = "0") before system goes into the power down mode. (refer to Figure 22①).

```

    ⋮
    LA    0    ; (X0XX2)
    TK2A    ; INT1 key-on wakeup invalid ..... ①
    DI
    EPOF
    POF2    ; RAM back-up
    ⋮
    X : these bits are not used here.
    
```

Fig. 22 External 1 interrupt program example-2

③ Note on bit 2 of register I2

When the interrupt valid waveform of the D9/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

- Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23①) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23③).

```

    ⋮
    LA    4    ; (XX0X2)
    TV1A    ; The SNZ1 instruction is valid ..... ①
    LA   12    ; (X1XX2)
    TI2A    ; Interrupt valid waveform is changed
    NOP     ..... ②
    SNZ1    ; The SNZ1 instruction is executed
           (EXF1 flag cleared)
    NOP     ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 23 External 1 interrupt program example-3

TIMERS

The 4524 Group has the following timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n . When it underflows (count to $n + 1$), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 24 Auto-reload function

The 4524 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 8-bit programmable timer
- Timer 4 : 8-bit programmable timer
- Timer 5 : 16-bit fixed dividing frequency timer
- Timer LC : 4-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer
(Timers 1, 2, 3, 4 and 5 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, 4, 5 and LC can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable binary down counter	• Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3, 4 and LC count sources	PA
Timer 1	8-bit programmable binary down counter (link to INTO input)	• Instruction clock (INSTCK) • Prescaler output (ORCLK) • Timer 5 underflow (T5UDF) • CNTR0 input	1 to 256	• Timer 2 count source • CNTR0 output • Timer 1 interrupt	W1 W2
Timer 2	8-bit programmable binary down counter	• System clock (STCK) • Prescaler output (ORCLK) • Timer 1 underflow (T1UDF) • PWM output (PWMOU)	1 to 256	• Timer 3 count source • CNTR0 output • Timer 2 interrupt	W2
Timer 3	8-bit programmable binary down counter (link to INT1 input)	• PWM output (PWMOU) • Prescaler output (ORCLK) • Timer 2 underflow (T2UDF) • CNTR1 input	1 to 256	• CNTR1 output control • Timer 3 interrupt	W3
Timer 4	8-bit programmable binary down counter (PWM output function)	• XIN input • Prescaler output (ORCLK)	1 to 256	• Timer 2, 3 count source • CNTR1 output • Timer 4 interrupt	W4
Timer 5	16-bit fixed dividing frequency	• XCIN input	8192 16384 32768 65536	• Timer 1, LC count source • Timer 5 interrupt	W5
Timer LC	4-bit programmable binary down counter	• Bit 4 of timer 5 • Prescaler output (ORCLK)	1 to 16	• LCD clock	W6
Watchdog timer	16-bit fixed dividing frequency	• Instruction clock (INSTCK)	65534	• System reset (count twice) • WDF flag decision	




Fig. 25 Timer structure (1)




Fig. 26 Timer structure (2)

Table 10 Timer related registers

Timer control register PA		at reset : 02		at power down : 02		W TPAA		
PA0	Prescaler control bit	0	Stop (state initialized)					
		1	Operating					

Timer control register W1		at reset : 00002		at power down : state retained		R/W TAW1/TW1A			
W13	Timer 1 count auto-stop circuit selection bit (Note 2)	0	Timer 1 count auto-stop circuit not selected						
		1	Timer 1 count auto-stop circuit selected						
W12	Timer 1 control bit	0	Stop (state retained)						
		1	Operating						
W11	Timer 1 count source selection bits	W11	W10	Count source					
		0	0	Instruction clock (INSTCK)					
W10	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)					
		1	0	Timer 5 underflow signal (T5UDF)					
		1	1	CNTR0 input					

Timer control register W2		at reset : 00002		at power down : state retained		R/W TAW2/TW2A			
W23	CNTR0 output control bit	0	Timer 1 underflow signal divided by 2 output						
		1	Timer 2 underflow signal divided by 2 output						
W22	Timer 2 control bit	0	Stop (state retained)						
		1	Operating						
W21	Timer 2 count source selection bits	W21	W20	Count source					
		0	0	System clock (STCK)					
W20	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)					
		1	0	Timer 1 underflow signal (T1UDF)					
		1	1	PWM signal (PWMOUT)					

Timer control register W3		at reset : 00002		at power down : state retained		R/W TAW3/TW3A			
W33	Timer 3 count auto-stop circuit selection bit (Note 3)	0	Timer 3 count auto-stop circuit not selected						
		1	Timer 3 count auto-stop circuit selected						
W32	Timer 3 control bit	0	Stop (state retained)						
		1	Operating						
W31	Timer 3 count source selection bits	W31	W30	Count source					
		0	0	PWM signal (PWMOUT)					
W30	Timer 3 count source selection bits (Note 4)	0	1	Prescaler output (ORCLK)					
		1	0	Timer 2 underflow signal (T2UDF)					
		1	1	CNTR1 input					

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

4: Port C output is invalid when CNTR1 input is selected for the timer 3 count source.

Timer control register W4		at reset : 00002		at power down : 00002		R/W TAW4/TW4A
W43	CNTR1 output control bit	0	CNTR1 output invalid			
		1	CNTR1 output valid			
W42	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid			
		1	PWM signal "H" interval expansion function valid			
W41	Timer 4 control bit	0	Stop (state retained)			
		1	Operating			
W40	Timer 4 count source selection bit	0	XIN input			
		1	Prescaler output (ORCLK) divided by 2			

Timer control register W5		at reset : 00002		at power down : state retained		R/W TAW5/TW5A	
W53	Not used	0	This bit has no function, but read/write is enabled.				
		1					
W52	Timer 5 control bit	0	Stop (state initialized)				
		1	Operating				
W51	Timer 5 count value selection bits	W51	W50	Count value			
		0	0	Underflow occurs every 8192 counts			
W50	Timer 5 count value selection bits	0	1	Underflow occurs every 16384 counts			
		1	0	Underflow occurs every 32768 counts			
		1	1	Underflow occurs every 65536 counts			

Timer control register W6		at reset : 00002		at power down : state retained		R/W TAW6/TW6A	
W63	Timer LC control bit	0	Stop (state retained)				
		1	Operating				
W62	Timer LC count source selection bit	0	Bit 4 (T54) of timer 5				
		1	Prescaler output (ORCLK)				
W61	CNTR1 output auto-control circuit selection bit	0	CNTR1 output auto-control circuit not selected				
		1	CNTR1 output auto-control circuit selected				
W60	D7/CNTR0 pin function selection bit (Note 2)	0	D7(I/O)/CNTR0 input				
		1	CNTR0 input/output/D7 (input)				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.

(1) Timer control registers

- **Timer control register PA**
Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.
- **Timer control register W1**
Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.
- **Timer control register W2**
Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.
- **Timer control register W3**
Register W3 controls the selection of timer 3 count auto-stop circuit, and the count operation and count source of timer 3. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.
- **Timer control register W4**
Register W4 controls the CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.
- **Timer control register W5**
Register W5 controls the count operation and count source of timer 5. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.
- **Timer control register W6**
Register W6 controls the operation and count source of timer LC, the selection of CNTR1 output auto-control circuit and the D7/CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler (interrupt function)

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

- ① set data in prescaler, and
- ② set the bit 0 of register PA to "1."

When a value set in reload register RPS is n , prescaler divides the count source signal by $n + 1$ ($n = 0$ to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, 4 and LC count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- ② set count source by bits 0 and 1 of register W1, and
- ③ set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n , timer 1 divides the count source signal by $n + 1$ ($n = 0$ to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

- ① set data in timer 2,
- ② select the count source with the bits 0 and 1 of register W2, and
- ③ set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n , timer 2 divides the count source signal by $n + 1$ ($n = 0$ to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

(5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

- ① set data in timer 3
- ② set count source by bits 0 and 1 of register W3, and
- ③ set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n , timer 3 divides the count source signal by $n + 1$ ($n = 0$ to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

(6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.

Timer 4 starts counting after the following process;

- ① set data in timer 4
- ② set count source by bit 0 of register W4, and
- ③ set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n , timer 4 divides the count source signal by $n + 1$ ($n = 0$ to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

When bit 3 of register W4 is set to "1," timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMMOUT) is output from CNTR1 pin.

When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n , timer 4 divides the count source signal by $n + 1.5$ ($n = 1$ to 255).

When this function is used, set "1" or more to reload register R4H.

When bit 1 of register W6 is set to "1," the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4, avoid a timing when timer 4 underflows.

(7) Timer 5 (interrupt function)

Timer 5 is a 16-bit binary down counter.

Timer 5 starts counting after the following process;

- ① set count value by bits 0 and 1 of register W5, and
- ② set the bit 2 of register W5 to "1."

Count source for timer 5 is the sub-clock input (XCIN).

Once count is started, when timer 5 underflows (the set count value is counted), the timer 5 interrupt request flag (T5F) is set to "1," and count continues.

Bit 4 of timer 5 can be used as the timer LC count source for the LCD clock generating.

When bit 2 of register W5 is cleared to "0", timer 5 is initialized to "FFFF₁₆" and count is stopped.

Timer 5 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 5 underflow occurs at clock operating mode, system returns from the power down state.

(8) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

- ① set data in timer LC,
- ② select the count source with the bit 2 of register W6, and
- ③ set the bit 3 of register W6 to "1."

When a value set in reload register RLC is n , timer LC divides the count source signal by $n + 1$ ($n = 0$ to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-reload function).

Timer LC underflow signal divided by 2 can be used for the LCD clock.

(9) Timer input/output pin (D7/CNTR0 pin, C/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4. When the PWM signal is output from C/CNTR1 pin, set "0" to the output latch of port C.

The D7/CNTR0 pin function can be selected by bit 0 of register W6. The selection of CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising waveform of CNTR0 input.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising waveform of CNTR1 input. Also, when the CNTR1 input is selected, the output of port C is invalid (high-impedance state).

(10) Timer interrupt request flags (T1F, T2F, T3F, T4F, T5F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4, SNZT5).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(11) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INTO pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INTO pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INTO pin or INT1 pin.

The valid waveform of INTO pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 or I20 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

(12) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop circuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop circuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

(13) Precautions

Note the following for the use of timers.

- Prescaler
 - Stop counting and then execute the TABPS instruction to read from prescaler data.
 - Stop counting and then execute the TPSAB instruction to set prescaler data.
- Timer count source
 - Stop timer 1, 2, 3, 4 and LC counting to change its count source.
- Reading the count value
 - Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.
- Writing to the timer
 - Stop timer 1, 2, 3, 4 or LC counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB, TLCA) to write its data.
- Writing to reload register R1, R3, R4H
 - When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.
- Timer 4
 - Avoid a timing when timer 4 underflows to stop timer 4.
 - When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.
- Timer 5
 - Stop timer 5 counting to change its count source.
- Timer input/output pin
 - Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.




Fig. 27 Timer 4 operation (reload register R4L: "0316", R4H: "0216")






Fig. 28 CNTR1 output auto-control function by timer 3

- Waveform extension function of CNTR1 output "H" interval: Invalid ($W42 = "0"$), CNTR1 output: valid ($W43 = "1"$), Count source: XIN input selected ($W40 = "0"$), Reload register R4L: "0316", Reload register R4H: "0216"



Notes 1: In order to stop timer 4 at CNTR1 output valid ($W43 = "1"$), avoid a timing when timer 4 underflows.
 If these timings overlap, a hazard may occur in a CNTR1 output waveform.
 2: At CNTR1 output valid, timer 4 stops after "H" interval of PWM signal set by reload register R4H is output.

Fig. 29 Timer 4 count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF₁₆" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "0000₁₆," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of less than 65534 machine cycle by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1," the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0," the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.




Fig. 30 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at a cycle of less than 65534 machine cycles with the WRST instruction.

When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 31).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the system enters the power down state (refer to Figure 32).

The watchdog timer function is valid after system is returned from the power down. When not using the watchdog timer function, stop the watchdog timer function with the DWDT instruction and the WRST instruction continuously every system is returned from the power down.

```

:
WRST      ; WDF1 flag cleared
:
DI
DWDT      ; Watchdog timer function enabled/disabled
WRST      ; WEF and WDF1 flags cleared
:

```

Fig. 31 Program example to start/stop watchdog timer

```

:
WRST      ; WDF1 flag cleared
NOP
DI         ; Interrupt disabled
EPOF      ; POF instruction enabled
POF
↓
Oscillation stop
:

```

Fig. 32 Program example to enter the mode when using the watchdog timer

A/D CONVERTER (Comparator)

The 4524 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: $\pm 2\text{LSB}$
	Differential non-linearity error: $\pm 0.9\text{LSB}$
Conversion speed	31 μs (High-speed through-mode at 6.0 MHz oscillation frequency)
Analog input pin	8




Fig. 33 A/D conversion circuit structure

Table 12 A/D control registers

A/D control register Q1		at reset : 00002		at power down : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	A/D conversion mode			
		Comparator mode			
Q12	Analog input pin selection bits	Q12	Q11	Q10	Analog input pins
		0	0	0	AIN0
		0	0	1	AIN1
Q11		0	1	0	AIN2
		0	1	1	AIN3
		1	0	0	AIN4
Q10		1	0	1	AIN5
		1	1	0	AIN6
		1	1	1	AIN7

A/D control register Q2		at reset : 00002		at power down : state retained	R/W TAQ2/TQ2A
Q23	P23/AIN3 pin function selection bit	0	P23		
		1	AIN3		
Q22	P22/AIN2 pin function selection bit	0	P22		
		1	AIN2		
Q21	P21/AIN1 pin function selection bit	0	P21		
		1	AIN1		
Q20	P20/AIN0 pin function selection bit	0	P20		
		1	AIN0		

A/D control register Q3		at reset : 00002		at power down : state retained	R/W TAQ3/TQ3A
Q33	P33/AIN7 pin function selection bit	0	P33		
		1	AIN7		
Q32	P32/AIN6 pin function selection bit	0	P32		
		1	AIN6		
Q31	P31/AIN5 pin function selection bit	0	P31		
		1	AIN5		
Q30	P30/AIN4 pin function selection bit	0	P30		
		1	AIN4		

Note: "R" represents read enabled, and "W" represents write enabled.

(1) A/D control register

- A/D control register Q1
Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.
- A/D control register Q2
Register Q2 controls the selection of P20/AIN0–P23/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.
- A/D control register Q3
Register Q3 controls the selection of P30/AIN4–P33/AIN7. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n , the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage V_{DD} by the following formula:

Logic value of comparison voltage V_{ref}

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n : The value of register AD ($n = 0$ to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "000₁₆."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage V_{ref} is compared with the analog input voltage V_{IN} .
- ③ When the comparison result is $V_{ref} < V_{IN}$, the topmost bit of the register AD remains set to "1." When the comparison result is $V_{ref} > V_{IN}$, it is cleared to "0."

The 4524 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles (31 μ s when $f(X_{IN}) = 6.0$ MHz in high-speed through mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 34).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD							Comparison voltage (V_{ref}) value		
1st comparison	1	0	0	-----	0	0	0	$\frac{V_{DD}}{2}$		
2nd comparison	*1	1	0	-----	0	0	0	$\frac{V_{DD}}{2} \pm \frac{V_{DD}}{4}$		
3rd comparison	*1	*2	1	-----	0	0	0	$\frac{V_{DD}}{2} \pm \frac{V_{DD}}{4} \pm \frac{V_{DD}}{8}$		
After 10th comparison completes	*1	*2	*3	-----	*8	*9	*A	$\frac{V_{DD}}{2} \pm \dots \pm \frac{V_{DD}}{1024}$		

*1: 1st comparison result
*3: 3rd comparison result
*9: 9th comparison result

*2: 2nd comparison result
*8: 8th comparison result
*A: 10th comparison result

(7) A/D conversion timing chart

Figure 34 shows the A/D conversion timing chart.




Fig. 34 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P30/AIN4 pin is A/D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

- ① Select the AIN4 pin function with the bit 0 of the register Q3. Select the AIN4 pin function and A/D conversion mode with the register Q1 (refer to Figure 35).
- ② Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- ④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- ⑤ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ⑥ Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- ⑦ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
- ⑧ Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 35 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n , the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage V_{ref}

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n : The value of register AD ($n = 0$ to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started ($4 \mu\text{s}$ at $f(X_{IN}) = 6.0 \text{ MHz}$ in high-speed through mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion

- TALA instruction
When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

- Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 36 Comparator operation timing chart

(14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 37).

• Relative accuracy

① Zero transition voltage (V_{0T})

This means an analog input voltage when the actual A/D conversion output data changes from “0” to “1.”

② Full-scale transition voltage (V_{FST})

This means an analog input voltage when the actual A/D conversion output data changes from “1023” to “1022.”

③ Linearity error

This means a deviation from the line between V_{0T} and V_{FST} of a converted value between V_{0T} and V_{FST} .

④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between V_{0T} and V_{FST} by 1 LSB at the relative accuracy.

V_n : Analog input voltage when the output data changes from “n” to “n+1” (n = 0 to 1022)

• 1LSB at relative accuracy $\rightarrow \frac{V_{FST}-V_{0T}}{1022}$ (V)

• 1LSB at absolute accuracy $\rightarrow \frac{V_{DD}}{1024}$ (V)

• Absolute accuracy

This means a deviation from the ideal characteristics between 0 to V_{DD} of actual A/D conversion characteristics.




Fig. 37 Definition of A/D conversion accuracy

SERIAL I/O

The 4524 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

Serial I/O consists of;

- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer.

The pin functions of the serial I/O pins can be set with the register J1.

Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O
D6/SCK	Clock I/O (SCK)
D5/SOUT	Serial data output (SOUT)
D4/SIN	Serial data input (SIN)

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of D6, D5, D4 are valid.




Fig. 38 Serial I/O structure

Table 15 Serial I/O control register

Serial I/O control register J1		at reset : 00002		at power down : state retained	R/W TAJ1/TJ1A
J13	Serial I/O synchronous clock selection bits	J13	J12	Synchronous clock	
		0	0	Instruction clock (INSTCK) divided by 8	
		0	1	Instruction clock (INSTCK) divided by 4	
		1	0	Instruction clock (INSTCK) divided by 2	
J12		1	1	External clock (SCK input)	
J11	Serial I/O port function selection bits	J11	J10	Port function	
		0	0	D6, D5, D4 selected/SCK, SOUT, SIN not selected	
		0	1	SCK, SOUT, D4 selected/D6, D5, SIN not selected	
		1	0	SCK, D5, SIN selected/D6, SOUT, D4 not selected	
J10		1	1	SCK, SOUT, SIN selected/D6, D5, D4 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.




Fig. 39 Serial I/O register state when transfer

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI. During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to “1” when serial data transmit or receive operation completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to “0” when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to “0” and then serial I/O transmission/reception is started.

(4) Serial I/O control register J1

Register J1 controls the synchronous clock, D6/SCK, D5/SOUT and D4/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.

(5) How to use serial I/O

Figure 40 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the

wiring between each pin with a resistor. Figure 40 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 40 Serial I/O connection example




Fig. 41 Timing of serial I/O data transfer

Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)
[Initial setting] • Setting the serial I/O mode register J1 and interrupt control register V2 shown in Figure 40.	[Initial setting] • Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 40.
TJ1A and TV2A instructions	TJ1A and TV2A instructions
• Setting the port received the reception enable signal (SRDY) to the input mode. (Port D3 is used in this example)	• Setting the port transmitted the reception enable signal (SRDY) and outputting "H" level (reception impossible). (Port D3 is used in this example)
SD instruction	SD instruction
* [Transmission enable state] • Storing transmission data to serial I/O register SI.	*[Reception enable state] • The SIOF flag is cleared to "0."
TSIAB instruction	SST instruction
	• "L" level (reception possible) is output from port D3.
	RD instruction
[Transmission] • Check port D3 is "L" level.	[Reception]
SZD instruction	
• Serial transfer starts.	
SST instruction	
• Check transmission completes.	• Check reception completes.
SNZSI instruction	SNZSI instruction
• Wait (timing when continuously transferring)	• "H" level is output from port D3.
	SD instruction
	[Data processing]

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *.

When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transmit/receive is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

LCD FUNCTION

The 4524 Group has an LCD (Liquid Crystal Display) controller/driver. When the proper voltage is applied to LCD power supply input pins (VLC1–VLC3) and data are set in timer control register (W6), timer LC, LCD control registers (L1, L2), and LCD RAM, the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias.

4 common signal output pins and 20 segment signal output pins can be used to drive the LCD. By using these pins, up to 80 segments (when 1/4 duty and 1/3 bias are selected) can be controlled to display. The LCD power input pins (VLC1–VLC3) are also used as pins SEG0–SEG2. When SEG0–SEG2. The internal power (VDD) is used for the LCD power.

(1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 17 Duty and maximum number of displayed pixels

Duty	Maximum number of displayed pixels	Used COM pins
1/2	40 segments	COM0, COM1 (Note)
1/3	60 segments	COM0–COM2 (Note)
1/4	80 segments	COM0–COM3

Note: Leave unused COM pins open.

(2) LCD clock control

The LCD clock is determined by the timer LC count source selection bit (W62), timer LC control bit (W63), and timer LC. Accordingly, the LCD clock frequency (F) is obtained by the following formula. Numbers (① to ③) shown below the formula correspond to numbers in Figure 42, respectively.

- When using the prescaler output (ORCLK) as timer LC count source (W62="1")

$$F = \underbrace{\text{ORCLK}}_{\text{①}} \times \underbrace{\frac{1}{\text{LC} + 1}}_{\text{②}} \times \underbrace{\frac{1}{2}}_{\text{③}}$$

- When using the bit 4 of timer 5 as timer LC count source (W62="0")

$$F = \underbrace{T54}_{\text{①}} \times \underbrace{\frac{1}{\text{LC} + 1}}_{\text{②}} \times \underbrace{\frac{1}{2}}_{\text{③}}$$

[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

$$\text{Frame frequency} = \frac{F}{n} \text{ (Hz)}$$

$$\text{Frame period} = \frac{n}{F} \text{ (s)}$$

[F: LCD clock frequency
1/n: Duty]




Fig. 42 LCD clock control circuit structure




Fig. 43 LCD controller/driver

(3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

(4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes V_{LC3} and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes V_{LC3} level.

Z	1												
X	12				13				14				
Y	Bits	3	2	1	0	3	2	1	0	3	2	1	0
8		SEG0	SEG0	SEG0	SEG0	SEG8	SEG8	SEG8	SEG8	SEG16	SEG16	SEG16	SEG16
9		SEG1	SEG1	SEG1	SEG1	SEG9	SEG9	SEG9	SEG9	SEG17	SEG17	SEG17	SEG17
10		SEG2	SEG2	SEG2	SEG2	SEG10	SEG10	SEG10	SEG10	SEG18	SEG18	SEG18	SEG18
11		SEG3	SEG3	SEG3	SEG3	SEG11	SEG11	SEG11	SEG11	SEG19	SEG19	SEG19	SEG19
12		SEG4	SEG4	SEG4	SEG4	SEG12	SEG12	SEG12	SEG12				
13		SEG5	SEG5	SEG5	SEG5	SEG13	SEG13	SEG13	SEG13				
14		SEG6	SEG6	SEG6	SEG6	SEG14	SEG14	SEG14	SEG14				
15		SEG7	SEG7	SEG7	SEG7	SEG15	SEG15	SEG15	SEG15				
COM		COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0

Note: The area marked " — " is not the LCD display RAM.

Fig. 44 LCD RAM map

Table 18 LCD control registers

LCD control register L1		at reset : 00002		at power down : state retained		R/W TAL1/TL1A
L13	Internal dividing resistor for LCD power supply selection bit (Note 2)	0	2r X 3, 2r X 2			
		1	r X 3, r X 2			
L12	LCD control bit	0	Off			
		1	On			
L11	LCD duty and bias selection bits	L11	L10	Duty		Bias
		0	0	Not available		
0		1	1/2		1/2	
1		0	1/3		1/3	
L10		1	1	1/4		1/3

LCD control register L2		at reset : 11112		at power down : state retained		W TL2A
L23	VLC3/SEG0 pin function switch bit (Note 3)	0	SEG0			
		1	VLC3			
L22	VLC2/SEG1 pin function switch bit (Note 4)	0	SEG1			
		1	VLC2			
L21	VLC1/SEG2 pin function switch bit (Note 4)	0	SEG2			
		1	VLC1			
L20	Internal dividing resistor for LCD power supply control bit	0	Internal dividing resistor valid			
		1	Internal dividing resistor invalid			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

3: VLC3 is connected to V_{DD} internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.




Fig. 45 LCD controller/driver structure

(5) LCD power supply circuit

Select the LCD power circuit suitable for the LCD panel.

The LCD control circuit structure is fixed by the following setting.

- ① Set the control of internal dividing resistor by bit 0 of register L2.
- ② Select the internal dividing resistor by bit 3 of register L1.
- ③ Select the bias condition by bits 0 and 1 of register L1.

• Internal dividing resistor

The 4524 Group has the internal dividing resistor for LCD power supply.

When bit 0 of register L2 is set to "0", the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to "0", the internal dividing resistor is turned off.

The same six resistor (r) is prepared for the internal dividing resistor. According to the setting value of bit 3 of register L1 and using bias condition, the resistor is prepared as follows;

- L13 = "0", 1/3 bias used: $2r \times 3 = 6r$
- L13 = "0", 1/2 bias used: $2r \times 2 = 4r$
- L13 = "1", 1/3 bias used: $r \times 3 = 3r$
- L13 = "1", 1/2 bias used: $r \times 2 = 2r$

• VLC3/SEG0 pin

The selection of VLC3/SEG0 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of $V_{LC3} < V_{DD}$ to the pin externally.

When the SEG0 pin function is selected, VLC3 is connected to VDD internally.

• VLC2/SEG1, VLC1/SEG2 pin

The selection of VLC2/SEG1 pin function is controlled with the bit 2 of register L2.

The selection of VLC1/SEG2 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of $0 < V_{LC1} < V_{LC2} < V_{LC3}$ to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin has the same electric potential at 1/2 bias.

When SEG1 and SEG2 pin function is selected, use the internal dividing resistor. In this time, VLC2 and VLC1 are connected to the generated dividing voltage.




Fig. 46 LCD power source circuit example (1/3 bias condition selected)

RESET FUNCTION

System reset is performed by applying "L" level to $\overline{\text{RESET}}$ pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions. Then when "H" level is applied to $\overline{\text{RESET}}$ pin, program starts from address 0 in page 0.




Fig. 47 Reset release timing




Fig. 48 $\overline{\text{RESET}}$ pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V must be set to 100 μs or less. If the rising time ex-

ceeds 100 μs, connect a capacitor between the RESET pin and VSS at the shortest distance, and input “L” level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 49 Structure of reset pin and its peripherals, and power-on reset operation

Table 19 Port state at reset

Name	Function	State
D0–D3	D0–D3	High-impedance (Notes 1, 2)
D4/SIN, D5/SOUT, D6/SCK	D4–D6	High-impedance (Notes 1, 2)
D7/CNTR0	D7	High-impedance (Notes 1, 2)
D8/INT0, D9/INT1	D8, D9	High-impedance (Note 1)
P00–P03	P00–P03	High-impedance (Notes 1, 2, 3)
P10–P13	P10–P13	High-impedance (Notes 1, 2, 3)
P20/AIN0–P23/AIN3	P20–P23	High-impedance (Note 1)
P30/AIN4–P33/AIN7	P30–P33	High-impedance (Note 1)
P40–P43	P40–P43	High-impedance (Notes 1, 2)
C/CNTR1	C	“L” (Vss) level

Notes 1: Output latch is set to “1.”
 2: Output structure is N-channel open-drain.
 3: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 50 and 51 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 50 are undefined, so set the initial value to them.

• Program counter (PC)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Address 0 in page 0 is set to program counter.		
• Interrupt enable flag (INTE)	0	(Interrupt disabled)
• Power down flag (P)	0	
• External 0 interrupt request flag (EXF0)	0	
• External 1 interrupt request flag (EXF1)	0	
• Interrupt control register V1	0 0 0 0	(Interrupt disabled)
• Interrupt control register V2	0 0 0 0	(Interrupt disabled)
• Interrupt control register I1	0 0 0 0	
• Interrupt control register I2	0 0 0 0	
• Interrupt control register I3	0	
• Timer 1 interrupt request flag (T1F)	0	
• Timer 2 interrupt request flag (T2F)	0	
• Timer 3 interrupt request flag (T3F)	0	
• Timer 4 interrupt request flag (T4F)	0	
• Timer 5 interrupt request flag (T5F)	0	
• Watchdog timer flags (WDF1, WDF2)	0	
• Watchdog timer enable flag (WEF)	1	
• Timer control register PA	0	(Prescaler stopped)
• Timer control register W1	0 0 0 0	(Timer 1 stopped)
• Timer control register W2	0 0 0 0	(Timer 2 stopped)
• Timer control register W3	0 0 0 0	(Timer 3 stopped)
• Timer control register W4	0 0 0 0	(Timer 4 stopped)
• Timer control register W5	0 0 0 0	(Timer 5 stopped)
• Timer control register W6	0 0 0 0	(Timer LC stopped)
• Clock control register MR	1 1 0 0	
• Serial I/O transmit/receive completion flag (SIOF)	0	
• Serial I/O mode register J1	0 0 0 0	(External clock selected, serial I/O port not selected)
• Serial I/O register SI	X X X X X X X X X	
• A/D conversion completion flag (ADF)	0	
• A/D control register Q1	0 0 0 0	
• A/D control register Q2	0 0 0 0	
• A/D control register Q3	0 0 0 0	
• Successive approximation register AD	X X X X X X X X X X	
• Comparator register	X X X X X X X X	
• LCD control register L1	0 0 0 0	
• LCD control register L2	1 1 1 1	

"X" represents undefined.

Fig. 50 Internal state at reset

• Key-on wakeup control register K0	0	0	0	0
• Key-on wakeup control register K1	0	0	0	0
• Key-on wakeup control register K2	0	0	0	0
• Pull-up control register PU0	0	0	0	0
• Pull-up control register PU1	0	0	0	0
• Port output structure control register FR0	0	0	0	0
• Port output structure control register FR1	0	0	0	0
• Port output structure control register FR2	0	0	0	0
• Port output structure control register FR3	0	0	0	0
• Carry flag (CY)				0
• Register A	0	0	0	0
• Register B	0	0	0	0
• Register D	X			X
• Register E	X	X	X	X
• Register X	0	0	0	0
• Register Y	0	0	0	0
• Register Z	X			X
• Stack pointer (SP)	1	1	1	
• Operation source clock	On-chip oscillator (operating)			
• Ceramic resonator circuit	Operating			
• RC oscillation circuit	Stop			
• Quarts-crystal oscillator	Operating			

"X" represents undefined.

Fig. 51 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

The voltage drop detection circuit is valid when CPU is active while the VDCE pin is "H".

Even after system goes into the power down mode, the voltage drop detection circuit is also valid with the SVDE instruction.

Execution of SVDE instruction is valid only at once.

In order to release the execution of the SVDE instruction, system reset is not required.




Fig. 52 Voltage drop detection reset circuit




Fig. 53 Voltage drop detection circuit operation waveform

Table 20 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At power down (SVDE instruction is not executed)	At power down (SVDE instruction is executed)
"L"	Invalid	Invalid	Invalid
"H"	Valid	Invalid	Valid

Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and re-goes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 54);

supply voltage does not fall below to VRST, and its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.




Fig. 54 VDD and VRST

POWER DOWN FUNCTION

The 4524 Group has 2-type power down functions.

System enters into each power down state by executing the following instructions.

- Clock operating mode EPOF and POF instructions
- RAM back-up mode EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

(1) Clock operating mode

The following functions and states are retained.

- RAM
- Reset circuit
- XCIN–XCOUT oscillation
- LCD display
- Timer 5

(2) RAM back-up mode

The following functions and states are retained.

- RAM
- Reset circuit

(3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 5 underflow occurs

in the power down mode.

In either case, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(4) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to $\overline{\text{RESET}}$ pin,
- reset by watchdog timer is performed, or
- reset by the voltage drop detection circuit is performed.

In this case, the P flag is "0."

(5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T5F flag.

Table 21 Functions and states retained at power down

Function	Power down mode	
	Clock operating	RAM back-up
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	X	X
Contents of RAM	O	O
Interrupt control registers V1, V2	X	X
Interrupt control registers I1 to I3	O	O
Selected oscillation circuit	O	O
Clock control register MR	O	O
Timer 1 to timer 4 functions	(Note 3)	(Note 3)
Timer 5 function	O	O
Timer LC function	O	(Note 3)
Watchdog timer function	X (Note 4)	X (Note 4)
Timer control registers PA, W4	X	X
Timer control registers W1 to W3, W5, W6	O	O
Serial I/O function	X	X
Serial I/O control register J1	O	O
A/D function	X	X
A/D control registers Q1 to Q3	O	O
LCD display function	O	(Note 5)
LCD control registers L1, L2	O	O
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Pull-up control registers PU0, PU1	O	O
Key-on wakeup control registers K0 to K2	O	O
Port output format control registers FR0 to FR3	O	O
External interrupt request flags (EXF0, EXF1)	X	X
Timer interrupt request flags (T1F to T4F)	(Note 3)	(Note 3)
Timer interrupt request flag (T5F)	O	O
A/D conversion completion flag (ADF)	X	X
Serial I/O transmit/receive completion flag SIOF	X	X
Interrupt enable flag (INTE)	X	X
Watchdog timer flags (WDF1, WDF2)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)	X (Note 4)

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at power down, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at power down.

3: The state of the timer is undefined.

4: Initialize the watchdog timer with the WRST instruction, and then go into the power down state.

5: LCD is turned off.

6: When the SVDE instruction is executed and "H" level is applied to the VDCE pin, this function is valid at power down.

7: In the power down mode, C/CNTR1 pin outputs "L" level.

However, when the CNTR input is selected (W11, W10="11"), C/CNTR1 pin is in an input enabled state (output=high-impedance). Other ports retain their respective output levels.

(6) Return signal

An external wakeup signal or timer 5 interrupt request flag (T5F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.

Table 22 shows the return condition for each return source.

(7) Control registers

- Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1

Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K2

Register K2 controls the INT0 and INT1 pin key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

- External interrupt control register I1

Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT0 pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

- External interrupt control register I2

Register I2 controls the valid waveform of the external 1 interrupt, the input control of INT1 pin and the return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 22 Return source and return condition

	Return source	Return condition	Remarks
External wakeup signal	Ports P00–P03 Ports P10–P13	Return by an external “L” level input.	The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to “H” level before going into the power down state.
	INT0 pin INT1 pin	Return by an external “H” level or “L” level input, or rising edge (“L”→“H”) or falling edge (“H”→“L”). When the return signal is input, the interrupt request flag (EXF0, EXF1) is not set to “1”.	Select the return level (“L” level or “H” level) with register I1 (I2) and return condition (return by level or edge) with register K2 according to the external state before going into the power down state.
	Timer 5 interrupt request flag (T5F)	Return by timer 5 underflow or by setting T5F to “1”. It can be used in the clock operating mode.	Clear T5F with the SNZT5 instruction before system enters into the power down state. When system enters into the power down state while T5F is “1”, system returns from the state immediately because it is recognized as return condition.




Fig. 55 State transition




Fig. 56 Set source and clear source of the P flag




Fig. 57 Start condition identified example using the SNZP instruction

Table 23 Key-on wakeup control register, pull-up control register and interrupt control register

Key-on wakeup control register K0		at reset : 00002		at power down : state retained	R/W TAK0/ TK0A
K03	Port P03 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K02	Port P02 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K01	Port P01 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K00	Port P00 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K1		at reset : 00002		at power down : state retained	R/W TAK1/ TK1A
K13	Port P13 key-on wakeup control bit	0	Key-on wakeup used		
		1	Key-on wakeup not used		
K12	Port P12 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K11	Port P11 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K10	Port P10 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K2		at reset : 00002		at power down : state retained	R/W TAK2/ TK2A
K23	INT1 pin return condition selection bit	0	Return by level		
		1	Return by edge		
K22	INT1 pin key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K21	INT0 pin return condition selection bit	0	Return by level		
		1	Return by edge		
K20	INT0 pin key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Note: "R" represents read enabled, and "W" represents write enabled.

Pull-up control register PU0		at reset : 00002	at power down : state retained	R/W TAPU0/ TPU0A
PU03	Port P03 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU02	Port P02 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU01	Port P01 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU00	Port P00 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU1		at reset : 00002	at power down : state retained	R/W TAPU1/ TPU1A
PU13	Port P13 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU12	Port P12 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU11	Port P11 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU10	Port P10 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Interrupt control register I1		at reset : 00002	at power down : state retained	R/W TAI1/TI1A
I13	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled	
		1	INT0 pin input enabled	
I12	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZI0 instruction)	
I11	INT0 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT0 pin Timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Interrupt control register I2		at reset : 00002	at power down : state retained	R/W TAI2/TI2A
I23	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled	
		1	INT1 pin input enabled	
I22	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction)	
I21	INT1 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I20	INT1 pin Timer 3 count start synchronous circuit selection bit	0	Timer 3 count start synchronous circuit not selected	
		1	Timer 3 count start synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 58 shows the structure of the clock control circuit.

The 4524 Group operates by the on-chip oscillator clock ($f(\text{RING})$) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the main clock ($f(\text{XIN})$) of the 4524 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.

The quartz-crystal oscillator can be used for sub-clock ($f(\text{XCIN})$).




Fig. 58 Clock control circuit structure

(1) Main clock generating circuit (f(XIN))

The ceramic resonator or RC oscillation can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction is valid only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, this MCU operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator or the RC oscillation, connect XIN pin to VSS and leave XOUT pin open (Figure 60).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 61).

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 62).

The frequency is affected by a capacitor, a resistor and a micro-computer. So, set the constants within the range of the frequency limits.




Fig. 59 Switch to ceramic oscillation/RC oscillation




Fig. 60 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 61 Ceramic resonator external circuit




Fig. 62 External RC oscillation circuit

(5) External clock

When the external clock signal is used as the main clock ($f(XIN)$), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 63).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down function (POF or POF2 instruction) cannot be used when using the external clock.

(6) Sub-clock generating circuit $f(XCIN)$

The quartz-crystal oscillator can be used for the sub-clock signal $f(XCIN)$. Connect a quartz-crystal oscillator and this external circuit to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 64).

(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 63 External clock input circuit




Fig. 64 External quartz-crystal circuit

Table 24 Clock control register MR

Clock control register MR		at reset : 11002		at power down : state retained	R/W TAMR/ TMRA
MR3	Operation mode selection bits	MR3	MR2	Operation mode	
		0	0	Through mode (frequency not divided)	
		0	1	Frequency divided by 2 mode	
MR2		1	0	Frequency divided by 4 mode	
		1	1	Frequency divided by 8 mode	
MR1	Main clock oscillation circuit control bit	0		Main clock oscillation enabled	
		1		Main clock oscillation stop	
MR0	System clock selection bit	0		Main clock ($f(XIN)$ or $f(RING)$)	
		1		Sub-clock ($f(XCIN)$)	

Note : "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

- 1.Mask ROM Order Confirmation Form*
- 2.Mark Specification Form*
- 3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (<http://www.renesas.com/en/rom>).

LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and VSS at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVSS pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to VSS through a resistor about 5 k Ω (connect this resistor to CNVSS/VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

③ Register initial values 2

The initial value of the following registers are undefined at power down. After system is returned from power down, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

⑥ Timer count source

Stop timer 1, 2, 3, 4 and LC counting to change its count source.

⑦ Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

⑧ Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB, TLCA) to write its data.

⑨ Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

⑩ Timer 4

Avoid a timing when timer 4 underflows to stop timer 4.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

⑪ Timer 5

Stop timer 5 counting to change its count source.

⑫ Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

⑬ Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the DWDT instruction, the WRST instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, stop the watchdog timer function and execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down state.
- When the watchdog timer function and power down function are used at the same time, initialize the flag WDF1 with the WRST instruction before system enters into the power down state.

⑭ Multifunction

- Be careful that the output of ports D8 and D9 can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports D4–D6 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D7 can be used even when input of CNTR0 pin are selected.
- Be careful that the input of port D7 can be used even when output of CNTR0 pin are selected.
- Be careful that the "H" output of port C can be used even when output of CNTR1 pin are selected.

⑮ Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

⑩ D8/INT0 pin

① Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in program, be careful about the following notes.

- Depending on the input state of the D8/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 65①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 65②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 65③).

```

    ⋮
    LA   4      ; (XXX02)
    TV1A      ; The SNZ0 instruction is valid ..... ①
    LA   8      ; (1XXX2)
    TI1A      ; Control of INT0 pin input is changed
    NOP      ..... ②
    SNZ0     ; The SNZ0 instruction is executed
             (EXF0 flag cleared)
    NOP      ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 65 External 0 interrupt program example-1

⑪ Note on bit 2 of register I1

When the interrupt valid waveform of the D8/INT0 pin is changed with the bit 2 of register I1 in program, be careful about the following notes.

- Depending on the input state of the D8/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 67①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 67②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 67③).

```

    ⋮
    LA   4      ; (XXX02)
    TV1A      ; The SNZ0 instruction is valid ..... ①
    LA  12     ; (X1XX2)
    TI1A      ; Interrupt valid waveform is changed
    NOP      ..... ②
    SNZ0     ; The SNZ0 instruction is executed
             (EXF0 flag cleared)
    NOP      ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 67 External 0 interrupt program example-3

⑫ Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the power down function is selected and the input of INT0 pin is disabled, be careful about the following notes.

- When the input of INT0 pin is disabled, invalidate the key-on wakeup function of INT0 pin (register K20 = "0") before system goes into the power down mode. (refer to Figure 66①).

```

    ⋮
    LA   0      ; (XXX02)
    TK2A     ; INT0 key-on wakeup invalid ..... ①
    DI
    EPOF
    POF2     ; RAM back-up
    ⋮
    X : these bits are not used here.
    
```

Fig. 66 External 0 interrupt program example-2

⑦ D9/INT1 pin

● Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in program, be careful about the following notes.

- Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 68①) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 68②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 68③).

```

    ⋮
    LA    4    ; (XX0X2)
    TV1A  ; The SNZ1 instruction is valid ..... ①
    LA    8    ; (1XXX2)
    TI2A  ; Control of INT1 pin input is changed
    NOP   ..... ②
    SNZ1  ; The SNZ1 instruction is executed
          ; (EXF1 flag cleared)
    NOP   ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 68 External 1 interrupt program example-1

● Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared, the power down function is selected and the input of INT1 pin is disabled, be careful about the following notes.

- When the input of INT1 pin is disabled, invalidate the key-on wakeup function of INT1 pin (register K22 = "0") before system goes into the power down mode. (refer to Figure 69①).

```

    ⋮
    LA    0    ; (X0XX2)
    TK2A  ; INT1 key-on wakeup invalid ..... ①
    DI
    EPOF
    POF2  ; RAM back-up
    ⋮
    X : these bits are not used here.
    
```

Fig. 69 External 1 interrupt program example-2

● Note on bit 2 of register I2

When the interrupt valid waveform of the D9/INT1 pin is changed with the bit 2 of register I2 in program, be careful about the following notes.

- Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 70①) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 70②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 70③).

```

    ⋮
    LA    4    ; (XX0X2)
    TV1A  ; The SNZ1 instruction is valid ..... ①
    LA   12    ; (X1XX2)
    TI2A  ; Interrupt valid waveform is changed
    NOP   ..... ②
    SNZ1  ; The SNZ1 instruction is executed
          ; (EXF1 flag cleared)
    NOP   ..... ③
    ⋮
    X : these bits are not used here.
    
```

Fig. 70 External 1 interrupt program example-3

⑧ A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

```

    ⋮
    LA    8    ; (X0XX2)
    TV2A  ; The SNZAD instruction is valid ..... ①
    LA    0    ; (0XXX2)
    TQ1A  ; Operation mode of A/D converter is
          ; changed from comparator mode to A/D
          ; conversion mode.
    SNZAD
    NOP
    ⋮
    X : these bits are not used here.
    
```

Fig. 71 A/D converter program example-3

⑨ A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 μF) to analog input pins (Figure 72). When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 73. In addition, test the application products sufficiently.




Fig. 72 Analog input external circuit example-1




Fig. 73 Analog input external circuit example-2

⑩ Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and re-goes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 74);

supply voltage does not fall below to VRST, and its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.




Fig. 74 VDD and VRST

⑪ POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

⑫ Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the RESET pin and VSS at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

⑬ Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the on-chip oscillator stop.

⑭ On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the margin of frequency of the on-chip oscillator clock.

⑮ External clock

When the external clock signal is used as the main clock ($f(\text{XIN})$), note that the power down mode (POF or POF2 instruction) cannot be used.

⑯ Difference between Mask ROM version and One Time PROM version

Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, built-in ROM, and a layout pattern.

- a characteristic value
 - the amount of noise-proof
 - a margin of operation
 - noise radiation, etc.,
- Accordingly, be careful of them when switching.

⑰ Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

CONTROL REGISTERS

Interrupt control register V1		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled (SNZ1 instruction is valid)	
		1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV2/TV2A
V23	Timer 4, serial I/O interrupt enable bit	0	Interrupt disabled (SNZT4, SNZSI instruction is valid)	
		1	Interrupt enabled (SNZT4, SNZSI instruction is invalid)	
V22	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)	
		1	Interrupt enabled (SNZAD instruction is invalid)	
V21	Timer 5 interrupt enable bit	0	Interrupt disabled (SNZT5 instruction is valid)	
		1	Interrupt enabled (SNZT5 instruction is invalid)	
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid)	

Interrupt control register I1		at reset : 0000 ₂	at power down : state retained	R/W TAI1/TI1A
I13	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled	
		1	INT0 pin input enabled	
I12	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction)	
I11	INT0 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT0 pin Timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Interrupt control register I2		at reset : 0000 ₂	at power down : state retained	R/W TAI2/TI2A
I23	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled	
		1	INT1 pin input enabled	
I22	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction)	
I21	INT1 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I20	INT1 pin Timer 3 count start synchronous circuit selection bit	0	Timer 3 count start synchronous circuit not selected	
		1	Timer 3 count start synchronous circuit selected	

Interrupt control register I3		at reset : 0 ₂	at power down : state retained	R/W TAI3/TI3A
I30	Timer 4, serial I/O interrupt source selection bit	0	Timer 4 interrupt valid, serial I/O interrupt invalid	
		1	Serial I/O interrupt valid, timer 4 interrupt invalid	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".

Clock control register MR		at reset : 1100z		at power down : state retained	R/W TAMR/ TMRA
MR3	Operation mode selection bits	MR3	MR2	Operation mode	
		0	0	Through mode (frequency not divided)	
0		1	Frequency divided by 2 mode		
MR2		1	0	Frequency divided by 4 mode	
	1	1	Frequency divided by 8 mode		
MR1	Main clock oscillation circuit control bit	0	Main clock oscillation enabled		
		1	Main clock oscillation stop		
MR0	System clock selection bit	0	Main clock (f(XIN) or f(RING))		
		1	Sub-clock (f(XCIN))		

Timer control register PA		at reset : 0z		at power down : 0z	W TPAA
PA0	Prescaler control bit	0	Stop (state initialized)		
		1	Operating		

Timer control register W1		at reset : 0000z		at power down : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection bit (Note 2)	0	Timer 1 count auto-stop circuit not selected		
		1	Timer 1 count auto-stop circuit selected		
W12	Timer 1 control bit	0	Stop (state retained)		
		1	Operating		
W11	Timer 1 count source selection bits	W11	W10	Count source	
		0	0	Instruction clock (INSTCK)	
0		1	Prescaler output (ORCLK)		
W10		1	0	Timer 5 underflow signal (T5UDF)	
	1	1	CNTR0 input		

Timer control register W2		at reset : 0000z		at power down : state retained	R/W TAW2/TW2A
W23	CNTR0 output control bit	0	Timer 1 underflow signal divided by 2 output		
		1	Timer 2 underflow signal divided by 2 output		
W22	Timer 2 control bit	0	Stop (state retained)		
		1	Operating		
W21	Timer 2 count source selection bits	W21	W20	Count source	
		0	0	System clock (STCK)	
0		1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)	
	1	1	PWM signal (PWMOUT)		

Timer control register W3		at reset : 0000z		at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection bit (Note 3)	0	Timer 3 count auto-stop circuit not selected		
		1	Timer 3 count auto-stop circuit selected		
W32	Timer 3 control bit	0	Stop (state retained)		
		1	Operating		
W31	Timer 3 count source selection bits (Note 4)	W31	W30	Count source	
		0	0	PWM signal (PWMOUT)	
0		1	Prescaler output (ORCLK)		
W30		1	0	Timer 2 underflow signal (T2UDF)	
	1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

4: Port C output is invalid when CNTR1 input is selected for the timer 3 count source.

Timer control register W4		at reset : 0000 ₂		at power down : 0000 ₂		R/W TAW4/TW4A
W43	CNTR1 output control bit	0	CNTR1 output invalid			
		1	CNTR1 output valid			
W42	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid			
		1	PWM signal "H" interval expansion function valid			
W41	Timer 4 control bit	0	Stop (state retained)			
		1	Operating			
W40	Timer 4 count source selection bit	0	XIN input			
		1	Prescaler output (ORCLK) divided by 2			

Timer control register W5		at reset : 0000 ₂		at power down : state retained		R/W TAW5/TW5A
W53	Not used	0	This bit has no function, but read/write is enabled.			
		1				
W52	Timer 5 control bit	0	Stop (state initialized)			
		1	Operating			
W51	Timer 5 count value selection bits	W51	W50	Count value		
		0	0	Underflow occurs every 8192 counts		
0		1	Underflow occurs every 16384 counts			
W50		1	0	Underflow occurs every 32768 counts		
	1	1	Underflow occurs every 65536 counts			

Timer control register W6		at reset : 0000 ₂		at power down : state retained		R/W TAW6/TW6A
W63	Timer LC control bit	0	Stop (state retained)			
		1	Operating			
W62	Timer LC count source selection bit	0	Bit 4 (T54) of timer 5			
		1	Prescaler output (ORCLK)			
W61	CNTR1 output auto-control circuit selection bit	0	CNTR1 output auto-control circuit not selected			
		1	CNTR1 output auto-control circuit selected			
W60	D7/CNTR0 pin function selection bit (Note 2)	0	D7(I/O)/CNTR0 input			
		1	CNTR0 input/output/D7 (input)			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.

Serial I/O control register J1		at reset : 00002		at power down : state retained	R/W TAJ1/TJ1A
J13	Serial I/O synchronous clock selection bits	J13	J12	Synchronous clock	
		0	0	Instruction clock (INSTCK) divided by 8	
0		1	Instruction clock (INSTCK) divided by 4		
1		0	Instruction clock (INSTCK) divided by 2		
J12		1	1	External clock (SCK input)	
J11	Serial I/O port function selection bits	J11	J10	Port function	
		0	0	D6, D5, D4 selected/SCK, SOUT, SIN not selected	
0		1	SCK, SOUT, D4 selected/D6, D5, SIN not selected		
1		0	SCK, D5, SIN selected/D6, SOUT, D4 not selected		
J10		1	1	SCK, SOUT, SIN selected/D6, D5, D4 not selected	

A/D control register Q1		at reset : 00002		at power down : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	A/D conversion mode			
		Comparator mode			
Q12	Analog input pin selection bits	Q12	Q11	Q10	Analog input pins
		0	0	0	AIN0
0		0	1	AIN1	
Q11		0	1	0	AIN2
		0	1	1	AIN3
Q10		1	0	0	AIN4
		1	0	1	AIN5
		1	1	0	AIN6
		1	1	1	AIN7

A/D control register Q2		at reset : 00002		at power down : state retained	R/W TAQ2/TQ2A
Q23	P23/AIN3 pin function selection bit	0	P23		
		1	AIN3		
Q22	P22/AIN2 pin function selection bit	0	P22		
		1	AIN2		
Q21	P21/AIN1 pin function selection bit	0	P21		
		1	AIN1		
Q20	P20/AIN0 pin function selection bit	0	P20		
		1	AIN0		

A/D control register Q3		at reset : 00002		at power down : state retained	R/W TAQ3/TQ3A
Q33	P33/AIN7 pin function selection bit	0	P33		
		1	AIN7		
Q32	P32/AIN6 pin function selection bit	0	P32		
		1	AIN6		
Q31	P31/AIN5 pin function selection bit	0	P31		
		1	AIN5		
Q30	P30/AIN4 pin function selection bit	0	P30		
		1	AIN4		

Note: "R" represents read enabled, and "W" represents write enabled.

LCD control register L1		at reset : 00002		at power down : state retained	R/W TAL1/TL1A
L13	Internal dividing resistor for LCD power supply selection bit (Note 2)	0	2r X 3, 2r X 2		
		1	r X 3, r X 2		
L12	LCD control bit	0	Off		
		1	On		
L11	LCD duty and bias selection bits	L11	L10	Duty	Bias
		0	0	Not available	
L10		0	1	1/2	1/2
		1	0	1/3	1/3
		1	1	1/4	1/3

LCD control register L2		at reset : 11112		at power down : state retained	W TL2A
L23	VLC3/SEG0 pin function switch bit (Note 3)	0	SEG0		
		1	VLC3		
L22	VLC2/SEG1 pin function switch bit (Note 4)	0	SEG1		
		1	VLC2		
L21	VLC1/SEG2 pin function switch bit (Note 4)	0	SEG2		
		1	VLC1		
L20	Internal dividing resistor for LCD power supply control bit	0	Internal dividing resistor valid		
		1	Internal dividing resistor invalid		

Pull-up control register PU0		at reset : 00002		at power down : state retained	R/W TAPU0/ TPU0A
PU03	Port P03 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU02	Port P02 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU01	Port P01 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU00	Port P00 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Pull-up control register PU1		at reset : 00002		at power down : state retained	R/W TAPU1/ TPU1A
PU13	Port P13 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU12	Port P12 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU11	Port P11 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU10	Port P10 pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

3: VLC3 is connected to VDD internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.

Port output structure control register FR0		at reset : 00002		at power down : state retained	W TFR0A
FR03	Ports P12, P13 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR02	Ports P10, P11 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR01	Ports P02, P03 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR00	Ports P00, P01 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		

Port output structure control register FR1		at reset : 00002		at power down : state retained	W TFR1A
FR13	Port D3 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR12	Port D2 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR11	Port D1 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR10	Port D0 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		

Port output structure control register FR2		at reset : 00002		at power down : state retained	W TFR2A
FR23	Port D7/CNTR0 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR22	Port D6/SCK output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR21	Port D5/SOUT output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR20	Port D4/SIN output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		

Port output structure control register FR3		at reset : 00002		at power down : state retained	W TFR3A
FR33	Port P43 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR32	Port P42 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR31	Port P41 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		
FR30	Port P40 output structure selection bit	0	N-channel open-drain output		
		1	CMOS output		

Note: "R" represents read enabled, and "W" represents write enabled.

Key-on wakeup control register K0		at reset : 0000 ₂		at power down : state retained	R/W TAK0/ TK0A
K03	Port P03 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K02	Port P02 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K01	Port P01 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K00	Port P00 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K1		at reset : 0000 ₂		at power down : state retained	R/W TAK1/ TK1A
K13	Port P13 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K12	Port P12 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K11	Port P11 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K10	Port P10 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K2		at reset : 0000 ₂		at power down : state retained	R/W TAK2/ TK2A
K23	INT1 pin return condition selection bit	0	Returned by level		
		1	Returned by edge		
K22	INT1 pin key-on wakeup control bit	0	Key-on wakeup invalid		
		1	Key-on wakeup valid		
K21	INT0 pin return condition selection bit	0	Returned by level		
		1	Returned by edge		
K20	INT0 pin key-on wakeup control bit	0	Key-on wakeup invalid		
		1	Key-on wakeup valid		

Note: "R" represents read enabled, and "W" represents write enabled.

INSTRUCTIONS

The 4524 Group has the 136 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table


SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	PS	Prescaler
B	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	T3	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T5	Timer 5
I1	Interrupt control register I1 (4 bits)	TLC	Timer LC
I2	Interrupt control register I2 (4 bits)	T1F	Timer 1 interrupt request flag
I3	Interrupt control register I3 (1 bit)	T2F	Timer 2 interrupt request flag
MR	Clock control register MR (4 bits)	T3F	Timer 3 interrupt request flag
PA	Timer control register PA (1 bit)	T4F	Timer 4 interrupt request flag
W1	Timer control register W1 (4 bits)	T5F	Timer 5 interrupt request flag
W2	Timer control register W2 (4 bits)	WDF1	Watchdog timer flag
W3	Timer control register W3 (4 bits)	WEF	Watchdog timer enable flag
W4	Timer control register W4 (4 bits)	INTE	Interrupt enable flag
W5	Timer control register W5 (4 bits)	EXF0	External 0 interrupt request flag
W6	Timer control register W6 (4 bits)	EXF1	External 1 interrupt request flag
J1	Serial I/O control register J1 (4 bits)	P	Power down flag
Q1	A/D control register Q1 (4 bits)	ADF	A/D conversion completion flag
Q2	A/D control register Q2 (4 bits)	SIOF	Serial I/O transmit/receive completion flag
Q3	A/D control register Q3 (4 bits)		
L1	LCD control register L1 (4 bits)	D	Port D (10 bits)
L2	LCD control register L2 (4 bits)	P0	Port P0 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P1	Port P1 (4 bits)
PU1	Pull-up control register PU1 (4 bits)	P2	Port P2 (4 bits)
FR0	Port output format control register FR0 (4 bits)	P3	Port P3 (4 bits)
FR1	Port output format control register FR1 (4 bits)	P4	Port P4 (4 bits)
FR2	Port output format control register FR2 (4 bits)	C	Port C (1 bit)
FR3	Port output format control register FR3 (4 bits)		
K0	Key-on wakeup control register K0 (4 bits)	x	Hexadecimal variable
K1	Key-on wakeup control register K1 (4 bits)	y	Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	z	Hexadecimal variable
X	Register X (4 bits)	p	Hexadecimal variable
Y	Register Y (4 bits)	n	Hexadecimal constant
Z	Register Z (2 bits)	i	Hexadecimal constant
DP	Data pointer (10 bits) (It consists of registers X, Y, and Z)	j	Hexadecimal constant
PC	Program counter (14 bits)	A3A2A1A0	Binary notation of hexadecimal variable A (same for others)
PCH	High-order 7 bits of program counter	←	Direction of data movement
PCL	Low-order 7 bits of program counter	↔	Data exchange between a register and memory
SK	Stack register (14 bits X 8)	?	Decision of state shown before “?”
SP	Stack pointer (3 bits)	()	Contents of registers and memories
CY	Carry flag	—	Negate, Flag unchanged after executing instruction
RPS	Prescaler reload register (8 bits)	M(DP)	RAM address pointed by the data pointer
R1	Timer 1 reload register (8 bits)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2	Timer 2 reload register (8 bits)	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p5 p4 p3 p2 p1 p0
R3	Timer 3 reload register (8 bits)	C	Hex. C + Hex. number x
R4L	Timer 4 reload register (8 bits)	+	
R4H	Timer 4 reload register (8 bits)	x	
RLC	Timer LC reload register (4 bits)		

Note : Some instructions of the 4524 Group has the skip function to unexecute the next described instruction. The 4524 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes “1” if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page	
Register to register transfer	TAB	$(A) \leftarrow (B)$	111, 132	RAM to register transfer	XAMI j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) + 1$	131, 132	
	TBA	$(B) \leftarrow (A)$	121, 132		TMA j	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	125, 132	
	TAY	$(A) \leftarrow (Y)$	120, 132		Arithmetic operation	LA n	$(A) \leftarrow n$ n = 0 to 15	98, 134
	TYA	$(Y) \leftarrow (A)$	130, 132			TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	113, 134
	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	121, 132			AM	$(A) \leftarrow (A) + (M(DP))$	92, 134
	TABE	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$	112, 132			AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow \text{Carry}$	92, 134
	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	121, 132			A n	$(A) \leftarrow (A) + n$ n = 0 to 15	92, 134
	TAD	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$	113, 132			AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$	93, 134
	TAZ	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$	121, 132			OR	$(A) \leftarrow (A) \text{ OR } (M(DP))$	100, 134
	TAX	$(A) \leftarrow (X)$	120, 132			SC	$(CY) \leftarrow 1$	104, 134
TASP	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$	118, 132	RC	$(CY) \leftarrow 0$		102, 134		
RAM addresses	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$	98, 132	SZC		$(CY) = 0 ?$	109, 134	
	LZ z	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	99, 132	CMA	$(A) \leftarrow (\bar{A})$	95, 134		
	INY	$(Y) \leftarrow (Y) + 1$	98, 132	RAR		101, 134		
	DEY	$(Y) \leftarrow (Y) - 1$	95, 132					
RAM to register transfer	TAM j	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	116, 132					
	XAM j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	131, 132					
	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) - 1$	131, 132					

Note: p is 0 to 63 for M34524M8,
p is 0 to 95 for M34524MC and
p is 0 to 127 for M34524ED.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page	
Bit operation	SB j	$(M_j(DP)) \leftarrow 1$ j = 0 to 3	103, 134	Interrupt operation	DI	$(INTE) \leftarrow 0$	96, 138	
	RB j	$(M_j(DP)) \leftarrow 0$ j = 0 to 3	101, 134		EI	$(INTE) \leftarrow 1$	96, 138	
	SZB j	$(M_j(DP)) = 0 ?$ j = 0 to 3	109, 134		SNZ0	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0 V10 = 1: NOP	105, 138	
Comparison operation	SEAM	$(A) = (M(DP)) ?$	105, 134		SNZ1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) \leftarrow 0 V11 = 1: NOP	105, 138	
	SEA n	$(A) = n ?$ n = 0 to 15	105, 134		SNZI0	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?	106, 138	
Branch operation	B a	$(PCL) \leftarrow a6-a0$	93, 136		SNZI1	I22 = 1 : (INT1) = "H" ? I22 = 0 : (INT1) = "L" ?	106, 138	
	BL p, a	$(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	93, 136		TAV1	$(A) \leftarrow (V1)$	118, 138	
	BLA p	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	93, 136		TV1A	$(V1) \leftarrow (A)$	128, 138	
Subroutine operation	BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$	94, 136		TAV2	$(A) \leftarrow (V2)$	118, 138	
	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	94, 136		TV2A	$(V2) \leftarrow (A)$	128, 138	
	BMLA p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	94, 136		TAI1	$(A) \leftarrow (I1)$	114, 138	
Return operation	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	103, 136		TI1A	$(I1) \leftarrow (A)$	123, 138	
	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	103, 136		TAI2	$(A) \leftarrow (I2)$	114, 138	
	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	103, 136		TI2A	$(I2) \leftarrow (A)$	123, 138	
					TAI3	$(A0) \leftarrow (I30), (A3-A1) \leftarrow 0$	114, 138	
					TI3A	$(I30) \leftarrow (A0)$	123, 138	
					Timer operation	TPAA	$(PA0) \leftarrow (A0)$	126, 138
						TAW1	$(A) \leftarrow (W1)$	119, 138
						TW1A	$(W1) \leftarrow (A)$	129, 138
						TAW2	$(A) \leftarrow (W2)$	119, 138
						TW2A	$(W2) \leftarrow (A)$	129, 138
				TAW3		$(A) \leftarrow (W3)$	119, 138	
				TW3A	$(W3) \leftarrow (A)$	129, 138		

Note: p is 0 to 63 for M34524M8, p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page	
Timer operation	TAW4	(A) ← (W4)	119, 138	Timer operation	T4HAB	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)	110, 140	
	TW4A	(W4) ← (A)	129, 138		TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)	127, 140	
	TAW5	(A) ← (W5)	120, 140		TR3AB	(R37–R34) ← (B) (R33–R30) ← (A)	128, 140	
	TW5A	(W5) ← (A)	130, 140		T4R4L	(T47–T44) ← (R4L7–R4L4) (T43–T40) ← (R4L3–R4L0)	111, 140	
	TAW6	(A) ← (W6)	121, 140		TLCA	(LC) ← (A)	125, 140	
	TW6A	(W6) ← (A)	130, 140		SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0	107, 142	
	TABPS	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)	113, 140		SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0	107, 142	
	TPSAB	(RPS7–RPS4) ← (B) (TPS7–TPS4) ← (B) (RPS3–RPS0) ← (A) (TPS3–TPS0) ← (A)	126, 140		SNZT3	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0	107, 142	
	TAB1	(B) ← (T17–T14) (A) ← (T13–T10)	111, 140		SNZT4	V23 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0	108, 142	
	T1AB	(R17–R14) ← (B) (T17–T14) ← (B) (R13–R10) ← (A) (T13–T10) ← (A)	109, 140		SNZT5	V21 = 0: (T5F) = 1 ? After skipping, (T5F) ← 0	108, 142	
	TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	111, 140		Input/Output operation	IAP0	(A) ← (P0)	97, 142
	T2AB	(R27–R24) ← (B) (T27–T24) ← (B) (R23–R20) ← (A) (T23–T20) ← (A)	110, 140			OP0A	(P0) ← (A)	99, 142
	TAB3	(B) ← (T37–T34) (A) ← (T33–T30)	112, 140			IAP1	(A) ← (P1)	97, 142
	T3AB	(R37–R34) ← (B) (T37–T34) ← (B) (R33–R30) ← (A) (T33–T30) ← (A)	110, 140			OP1A	(P1) ← (A)	99, 142
	TAB4	(B) ← (T47–T44) (A) ← (T43–T40)	112, 140			IAP2	(A) ← (P2)	97, 142
	T4AB	(R4L7–R4L4) ← (B) (T47–T44) ← (B) (R4L3–R4L0) ← (A) (T43–T40) ← (A)	110, 140			OP2A	(P2) ← (A)	100, 142
			IAP3	(A) ← (P3)		97, 142		
			OP3A	(P3) ← (A)		100, 142		
			IAP4	(A) ← (P4)	98, 142			
			OP4A	(P4) ← (A)	100, 142			

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
Input/Output operation	CLD	(D) ← 1	94, 142	LCD operation	TAL1	(A) ← (L1)	116, 144
	RD	(D(Y)) ← 0 (Y) = 0 to 9	102, 142		TL1A	(L1) ← (A)	124, 144
	SD	(D(Y)) ← 1 (Y) = 0 to 9	104, 142		TL2A	(L2) ← (A)	124, 144
	SZD	(D(Y)) = 0 ? (Y) = 0 to 9	109, 142	Serial I/O operation	TABSI	(B) ← (SI7–SI4) (A) ← (SI3–SI0)	113, 144
	RCP	(C) ← 0	102, 142		TSIAB	(SI7–SI4) ← (B) (SI3–SI0) ← (A)	128, 144
	SCP	(C) ← 1	104, 142		SST	(SIOF) ← 0 Serial I/O starting	108, 144
	TAPU0	(A) ← (PU0)	117, 142		SNZSI	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0	107, 144
	TPU0A	(PU0) ← (A)	126, 142		TAJ1	(A) ← (J1)	115, 144
	TAPU1	(A) ← (PU1)	117, 142		TJ1A	(J1) ← (A)	123, 144
	TPU1A	(PU1) ← (A)	126, 142		A/D operation	TABAD	In A/D conversion mode , (B) ← (AD9–AD6) (A) ← (AD5–AD2) In comparator mode, (B) ← (AD7–AD4) (A) ← (AD3–AD0)
	TAK0	(A) ← (K0)	124, 144	TALA		(A3, A2) ← (AD1, AD0) (A1, A0) ← 0	116, 146
	TK0A	(K0) ← (A)	115, 144	TADAB		(AD7–AD4) ← (B) (AD3–AD0) ← (A)	114, 146
	TAK1	(A) ← (K1)	124, 144	ADST		(ADF) ← 0 A/D conversion starting	92, 146
	TK1A	(K1) ← (A)	115, 144	SNZAD		V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0	106, 146
	TAK2	(A) ← (K2)	124, 144	TAQ1		(A) ← (Q1)	117, 146
	TK2A	(K2) ← (A)	115, 144	TQ1A		(Q1) ← (A)	127, 146
	TFR0A	(FR0) ← (A)	122, 144	TAQ2		(A) ← (Q2)	117, 146
	TFR1A	(FR1) ← (A)	122, 144	TQ2A		(Q2) ← (A)	127, 146
	TFR2A	(FR2) ← (A)	122, 144	TAQ3		(A) ← (Q3)	118, 146
	TFR3A	(FR3) ← (A)	122, 144	TQ3A	(Q3) ← (A)	127, 146	
Clock operation	CMCK	Ceramic resonator selected	95, 144				
	CRCK	RC oscillator selected	95, 144				
	TAMR	(A) ← (MR)	116, 144				
	TMRA	(MR) ← (A)	125, 144				

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page
Other operation	NOP	$(PC) \leftarrow (PC) + 1$	99, 146
	POF	Transition to clock operating mode	101, 146
	POF2	Transition to RAM back-up mode	101, 146
	EPOF	POF, POF2 instructions valid	96, 146
	SNZP	$(P) = 1 ?$	106, 146
	DWDT	Stop of watchdog timer function enabled	96, 146
	WRST	$(WDF1) = 1 ?$ After skipping, $(WDF1) \leftarrow 0$	130, 146
	RBK*	When TABP p instruction is executed, $P_6 \leftarrow 0$	102, 146
	SBK*	When TABP p instruction is executed, $P_6 \leftarrow 1$	104, 146
	SVDE	At power down mode, voltage drop detection circuit valid	108, 146

Note: *(RBK, SBK) cannot be used in the M34524M8.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n and accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	1	1	0	n	n	n	n	2	0	6	n	16	1	1	–	Overflow = 0
Operation:	$(A) \leftarrow (A) + n$ $n = 0$ to 15										Grouping:	Arithmetic operation							
Description:											Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.								

ADST (A/D conversion SStart)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition														
	1	0	1	0	0	1	1	1	1	1	1	2	2	9	F	16	1	1	–	–
Operation:	$(ADF) \leftarrow 0$ $Q13 = 0$: A/D conversion starting $Q13 = 1$: Comparator operation starting ($Q13$: bit 3 of A/D control register Q1)										Grouping:	A/D conversion operation								
Description:											Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode ($Q13 = 0$) or the comparator operation at the comparator mode ($Q13 = 1$) is started.									

AM (Add accumulator and Memory)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	0	0	1	0	1	0	2	0	0	A	16	1	1	–	–
Operation:	$(A) \leftarrow (A) + (M(DP))$										Grouping:	Arithmetic operation							
Description:											Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.								

AMC (Add accumulator, Memory and Carry)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	0	0	1	0	1	1	2	0	0	B	16	1	1	0/1	–
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow$ Carry										Grouping:	Arithmetic operation							
Description:											Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.								

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

AND (logical AND between accumulator and memory)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 0 1 1 0 0 0	1	1	–	–
		2 0 1 8				
Operation:	(A) ← (A) AND (M(DP))		Grouping:	Arithmetic operation		
			Description:	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.		

B a (Branch to address a)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	1 1 a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	1	1	–	–
		2 1 8 +a a				
Operation:	(PCL) ← a ₆ to a ₀		Grouping:	Branch operation		
			Description:	Branch within a page : Branches to address a in the identical page.		
			Note:	Specify the branch address within the page including this instruction.		

BL p, a (Branch Long to address a in page p)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 1 1 1 p ₄ p ₃ p ₂ p ₁ p ₀	2	2	–	–
		2 0 E +p p				
		1 p ₆ p ₅ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	2	–	–
		2 +p p +a a				
Operation:	(PCH) ← p (PCL) ← a ₆ to a ₀		Grouping:	Branch operation		
			Description:	Branch out of a page : Branches to address a in page p.		
			Note:	p is 0 to 63 for M34524M8, and p is 0 to 95 for M34524MC, and p is 0 to 127 for M34524ED.		

BLA p (Branch Long to address (D) + (A) in page p)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 0 1 0 0 0 0	2	2	–	–
		2 0 1 0				
		1 p ₆ p ₅ p ₄ 0 0 p ₃ p ₂ p ₁ p ₀	2	2	–	–
		2 +p p p				
Operation:	(PCH) ← p (PCL) ← (DR ₂ –DR ₀ , A ₃ –A ₀)		Grouping:	Branch operation		
			Description:	Branch out of a page : Branches to address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers D and A in page p.		
			Note:	p is 0 to 63 for M34524M8, and p is 0 to 95 for M34524MC, and p is 0 to 127 for M34524ED.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

BM a (Branch and Mark to address a in page 2)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition			
	0	1	0	a6	a5	a4	a3	a2	a1	a0	2	1	a	a	16	1	–	–
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$																	
Grouping:	Subroutine call operation																	
Description:	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.																	
Note:	Subroutine extending from page 2 to another page can also be called with the BM instruction when it starts on page 2. Be careful not to over the stack because the maximum level of subroutine nesting is 8.																	

BML p, a (Branch and Mark Long to address a in page p)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	1	1	0	p4	p3	p2	p1	p0	2	0	C	+p	p	16	2	–	–
	1	p6	p5	a6	a5	a4	a3	a2	a1	a0	2	2	+p	p	a	16	2	–	–
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$																		
Grouping:	Subroutine call operation																		
Description:	Call the subroutine : Calls the subroutine at address a in page p.																		
Note:	p is 0 to 63 for M34524M8, and p is 0 to 95 for M34524MC, and p is 0 to 127 for M34524ED. Be careful not to over the stack because the maximum level of subroutine nesting is 8.																		

BMLA p (Branch and Mark Long to address (D) + (A) in page p)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	1	1	0	0	0	0	2	0	3	0	16	2	–	–	
	1	p6	p5	p4	0	0	p3	p2	p1	p0	2	2	+p	p	p	16	2	–	–
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$																		
Grouping:	Subroutine call operation																		
Description:	Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0) ₂ specified by registers D and A in page p.																		
Note:	p is 0 to 63 for M34524M8, and p is 0 to 95 for M34524MC, and p is 0 to 127 for M34524ED. Be careful not to over the stack because the maximum level of subroutine nesting is 8.																		

CLD (CLear port D)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition			
	0	0	0	0	0	1	0	0	0	1	2	0	1	1	16	1	–	–
Operation:	$(D) \leftarrow 1$																	
Grouping:	Input/Output operation																	
Description:	Sets (1) to port D.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

CMA (CoMplement of Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	0	1	1	1	0	0	2	0	1	C	16	1	1	-	-
Operation:	$(A) \leftarrow \overline{(A)}$											Grouping:	Arithmetic operation						
Description:												Stores the one's complement for register A's contents in register A.							

CMCK (Clock select: ceraMic oscillation Clock)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	1	0	0	1	1	0	1	0	2	2	9	A	16	1	1	-	-
Operation:	Ceramic oscillation circuit selected											Grouping:	Other operation						
Description:												Selects the ceramic oscillation circuit and stops the on-chip oscillator.							

CRCK (Clock select: Rc oscillation Clock)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	1	0	0	1	1	0	1	1	2	2	9	B	16	1	1	-	-
Operation:	RC oscillation circuit selected											Grouping:	Other operation						
Description:												Selects the RC oscillation circuit and stops the on-chip oscillator.							

DEY (DEcrement register Y)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	0	1	0	1	1	1	2	0	1	7	16	1	1	-	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$											Grouping:	RAM addresses						
Description:												Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.							

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

DI (Disable Interrupt)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition											
	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	–	–
Operation:	(INTE) ← 0										Grouping:	Interrupt control operation					
											Description:	Clears (0) to interrupt enable flag INTE, and disables the interrupt.					
											Note:	Interrupt is disabled by executing the DI instruction after executing 1 machine cycle.					

DWDT (Disable WatchDog Timer)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition												
	1	0	1	0	0	1	1	1	0	0	2	2	9	C	1	1	–	–
Operation:	Stop of watchdog timer function enabled										Grouping:	Other operation						
											Description:	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.						

EI (Enable Interrupt)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition												
	0	0	0	0	0	0	0	1	0	1	2	0	0	5	1	1	–	–
Operation:	(INTE) ← 1										Grouping:	Interrupt control operation						
											Description:	Sets (1) to interrupt enable flag INTE, and enables the interrupt.						
											Note:	Interrupt is enabled by executing the EI instruction after executing 1 machine cycle.						

EPOF (Enable POF instruction)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition												
	0	0	0	1	0	1	1	0	1	1	2	0	5	B	1	1	–	–
Operation:	POF instruction, POF2 instruction valid										Grouping:	Other operation						
											Description:	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAP0 (Input Accumulator from port P0)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 0 0 0 0 0 0	1	1	–	–
Operation:	(A) ← (P0)		Grouping: Input/Output operation			
			Description: Transfers the input of port P0 to register A.			

IAP1 (Input Accumulator from port P1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 0 0 0 0 0 1	1	1	–	–
Operation:	(A) ← (P1)		Grouping: Input/Output operation			
			Description: Transfers the input of port P1 to register A.			

IAP2 (Input Accumulator from port P2)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 0 0 0 1 0 0	1	1	–	–
Operation:	(A) ← (P2)		Grouping: Input/Output operation			
			Description: Transfers the input of port P2 to register A.			

IAP3 (Input Accumulator from port P3)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 0 0 0 1 1 1	1	1	–	–
Operation:	(A) ← (P3)		Grouping: Input/Output operation			
			Description: Transfers the input of port P3 to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAP4 (Input Accumulator from port P4)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 0 0 1 0 0	2 6 4	1	1	–	–
Operation:	(A) ← (P4)		Grouping:	Input/Output operation		
			Description:	Transfers the input of port P4 to register A.		

INY (INcrement register Y)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 0 0 1 1	0 1 3	1	1	–	(Y) = 0
Operation:	(Y) ← (Y) + 1		Grouping:	RAM addresses		
			Description:	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.		

LA n (Load n in Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 1 1 n n n n	0 7 n	1	1	–	Continuous description
Operation:	(A) ← n n = 0 to 15		Grouping:	Arithmetic operation		
			Description:	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.		

LXY x, y (Load register X and Y with x and y)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 1 x3 x2 x1 x0 y3 y2 y1 y0	3 x y	1	1	–	Continuous description
Operation:	(X) ← x x = 0 to 15 (Y) ← y y = 0 to 15		Grouping:	RAM addresses		
			Description:	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

LZ z (Load register Z with z)					Number of words	Number of cycles	Flag CY	Skip condition										
Instruction code	D9	D0																
	0	0	0	1	0	0	1	0	z1	z0	2	0	4	8	+Z	16		
Operation:	(Z) ← z z = 0 to 3																	
Grouping:					RAM addresses				Description:									
					Loads the value z in the immediate field to register Z.													
NOP (No OPERATION)					Number of words	Number of cycles	Flag CY	Skip condition										
Instruction code	D9	D0																
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Operation:	(PC) ← (PC) + 1																	
Grouping:					Other operation				Description:									
					No operation; Adds 1 to program counter value, and others remain unchanged.													
OP0A (Output port P0 from Accumulator)					Number of words	Number of cycles	Flag CY	Skip condition										
Instruction code	D9	D0																
	1	0	0	0	1	0	0	0	0	0	0	2	2	0	16			
Operation:	(P0) ← (A)																	
Grouping:					Input/Output operation				Description:									
					Outputs the contents of register A to port P0.													
OP1A (Output port P1 from Accumulator)					Number of words	Number of cycles	Flag CY	Skip condition										
Instruction code	D9	D0																
	1	0	0	0	1	0	0	0	0	0	1	2	2	1	16			
Operation:	(P1) ← (A)																	
Grouping:					Input/Output operation				Description:									
					Outputs the contents of register A to port P1.													

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

OP2A (Output port P2 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 1 0 0 0 1 0	1	1	–	–
Operation: (P2) ← (A)			Grouping: Input/Output operation			
			Description: Outputs the contents of register A to port P2.			

OP3A (Output port P3 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 1 0 0 0 1 1	1	1	–	–
Operation: (P3) ← (A)			Grouping: Input/Output operation			
			Description: Outputs the contents of register A to port P3.			

OP4A (Output port P4 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 1 0 0 1 0 0	1	1	–	–
Operation: (P4) ← (A)			Grouping: Input/Output operation			
			Description: Outputs the contents of register A to port P4.			

OR (logical OR between accumulator and memory)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 0 1 1 0 0 1	1	1	–	–
Operation: (A) ← (A) OR (M(DP))			Grouping: Arithmetic operation			
			Description: Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

POF (Power Off1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition											
	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	-	-
Operation:	Transition to clock operating mode						Grouping:	Other operation									
							Description:	Puts the system in clock operating state by executing the POF instruction after executing the EPOF instruction.									
							Note:	If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction.									

POF2 (Power Off2)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition											
	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	-	-
Operation:	Transition to RAM back-up mode						Grouping:	Other operation									
							Description:	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.									
							Note:	If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction.									

RAR (Rotate Accumulator Right)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition											
	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	0/1	-
Operation:							Grouping:	Arithmetic operation									
							Description:	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.									

RB j (Reset Bit)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition											
	0	0	0	1	0	0	1	1	j	j	0	4	C+j	1	1	-	-
Operation:	$(M_j(DP)) \leftarrow 0$ $j = 0 \text{ to } 3$						Grouping:	Bit operation									
							Description:	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).									

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)**RBK (Reset Bank flag)**

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 0 0 0 0	0 4 0	1	1	–	–
Operation:	When TABP p instruction is executed, P6 ← 0		Grouping:	Other operation		
			Description:	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed.		
			Note:	This instruction cannot be used in M34524M8.		

RC (Reset Carry flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 1 1 0	0 0 6	1	1	0	–
Operation:	(CY) ← 0		Grouping:	Arithmetic operation		
			Description:	Clears (0) to carry flag CY.		

RCP (Reset Port C)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 0 0 0 1 1 0 0	2 8 C	1	1	–	–
Operation:	(C) ← 0		Grouping:	Input/Output operation		
			Description:	Clears (0) to port C.		

RD (Reset port D specified by register Y)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 0 1 0 0	0 1 4	1	1	–	–
Operation:	(D(Y)) ← 0 However, (Y) = 0 to 9		Grouping:	Input/Output operation		
			Description:	Clears (0) to a bit of port D specified by register Y.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RT (ReTurn from subroutine)																			
Instruction code	D9										D0			Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	0	1	0	0	0	1	0	0	2	0	4	4	16	1	2	-	-
Operation:	(PC) ← (SK(SP))													Grouping: Return operation					
	(SP) ← (SP) - 1													Description: Returns from subroutine to the routine called the subroutine.					
RTI (ReTurn from Interrupt)																			
Instruction code	D9										D0			Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	0	1	0	0	0	1	1	0	2	0	4	6	16	1	1	-	-
Operation:	(PC) ← (SK(SP))													Grouping: Return operation					
	(SP) ← (SP) - 1													Description: Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.					
RTS (ReTurn from subroutine and Skip)																			
Instruction code	D9										D0			Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	0	1	0	0	0	1	0	1	2	0	4	5	16	1	2	-	Skip at uncondition
Operation:	(PC) ← (SK(SP))													Grouping: Return operation					
	(SP) ← (SP) - 1													Description: Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.					
SB j (Set Bit)																			
Instruction code	D9										D0			Number of words	Number of cycles	Flag CY	Skip condition		
	0	0	0	1	0	1	1	1	j	j	2	0	5	C+j	16	1	1	-	-
Operation:	(Mj(DP)) ← 1													Grouping: Bit operation					
	j = 0 to 3													Description: Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).					

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SBK (Set Bank flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 0 0 0 0 1	0 4 1	1	1	–	–
Operation:	When TABP p instruction is executed, P6 ← 1		Grouping: Other operation			
	Description: Sets referring data area to pages 64 to 127 when the TABP p instruction is executed.					
	Note: This instruction cannot be used in M34524M8. In M34524MC, referring data area is pages 64 to 95.					

SC (Set Carry flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 1 1 1	0 0 7	1	1	1	–
Operation:	(CY) ← 1		Grouping: Arithmetic operation			
	Description: Sets (1) to carry flag CY.					

SCP (Set Port C)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 0 0 0 1 1 0 1	2 8 D	1	1	–	–
Operation:	(C) ← 1		Grouping: Input/Output operation			
	Description: Sets (1) to port C.					

SD (Set port D specified by register Y)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 0 1 0 1	0 1 5	1	1	–	–
Operation:	(D(Y)) ← 1 (Y) = 0 to 9		Grouping: Input/Output operation			
	Description: Sets (1) to a bit of port D specified by register Y.					

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SEA n (Skip Equal, Accumulator with immediate data n)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	1	0	0	1	0	1	2	0	2	5	16	2	2	–	(A) = n
	0	0	0	1	1	1	n	n	n	n	2	0	7	n	16	Grouping: Comparison operation			
Operation:	(A) = n ? n = 0 to 15										Description: Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.								

SEAM (Skip Equal, Accumulator with Memory)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	1	0	0	1	1	0	2	0	2	6	16	1	1	–	(A) = (M(DP))
Operation:	(A) = (M(DP)) ?										Grouping: Comparison operation								
											Description: Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).								

SNZ0 (Skip if Non Zero condition of external 0 interrupt request flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	1	1	1	0	0	0	2	0	3	8	16	1	1	–	V10 = 0: (EXF0) = 1
Operation:	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)										Grouping: Interrupt operation								
											Description: When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction.								

SNZ1 (Skip if Non Zero condition of external 1 interrupt request flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	1	1	1	0	0	1	2	0	3	9	16	1	1	–	V11 = 0: (EXF1) = 1
Operation:	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP (V11 : bit 1 of the interrupt control register V1)										Grouping: Interrupt operation								
											Description: When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction.								

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZAD (Skip if Non Zero condition of A/D conversion completion flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 0 0 0 1 1 1	1	1	–	V22 = 0: (ADF) = 1
Operation:	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP (V22 : bit 2 of the interrupt control register V2)		Grouping:	A/D conversion operation		
			Description:	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction.		

SNZI0 (Skip if Non Zero condition of external 0 Interrupt input pin)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 1 1 1 0 1 0	1	1	–	I12 = 0 : (INT0) = "L" I12 = 1 : (INT0) = "H"
Operation:	I12 = 0 : (INT0) = "L" ? I12 = 1 : (INT0) = "H" ? (I12 : bit 2 of the interrupt control register I1)		Grouping:	Interrupt operation		
			Description:	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L." Executes the next instruction when the level of INT0 pin is "H." When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." Executes the next instruction when the level of INT0 pin is "L."		

SNZI1 (Skip if Non Zero condition of external 1 Interrupt input pin)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 1 1 1 0 1 1	1	1	–	I22 = 0 : (INT1) = "L" I22 = 1 : (INT1) = "H"
Operation:	I22 = 0 : (INT1) = "L" ? I22 = 1 : (INT1) = "H" ? (I22 : bit 2 of the interrupt control register I2)		Grouping:	Interrupt operation		
			Description:	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L." Executes the next instruction when the level of INT1 pin is "H." When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." Executes the next instruction when the level of INT1 pin is "L."		

SNZP (Skip if Non Zero condition of Power down flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 0 0 0 1 1	1	1	–	(P) = 1
Operation:	(P) = 1 ?		Grouping:	Other operation		
			Description:	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZSI (Skip if Non Zero condition of Serial I/o interrupt request flag)

Instruction code	D9	D0								Number of words	Number of cycles	Flag CY	Skip condition						
	1	0	1	0	0	0	1	0	0	0	2	2	8	8	16				
												1	1	–		V23 = 0: (SIOF) = 1			
Operation:	V23 = 0: (SIOF) = 1 ? After skipping, (SIOF) ← 0 V23 = 1: SNZSI = NOP (V23 = bit 3 of interrupt control register V2)																		
Grouping:	Serial I/O operation																		
Description:	When V23 = 0 : Skips the next instruction when serial I/O interrupt request flag SIOF is "1." After skipping, clears (0) to the SIOF flag. When the SIOF flag is "0," executes the next instruction. When V23 = 1 : This instruction is equivalent to the NOP instruction.																		

SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)

Instruction code	D9	D0								Number of words	Number of cycles	Flag CY	Skip condition						
	1	0	1	0	0	0	0	0	0	0	2	2	8	0	16				
												1	1	–		V12 = 0: (T1F) = 1			
Operation:	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)																		
Grouping:	Timer operation																		
Description:	When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction.																		

SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)

Instruction code	D9	D0								Number of words	Number of cycles	Flag CY	Skip condition						
	1	0	1	0	0	0	0	0	0	1	2	2	8	1	16				
												1	1	–		V13 = 0: (T2F) = 1			
Operation:	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)																		
Grouping:	Timer operation																		
Description:	When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction.																		

SNZT3 (Skip if Non Zero condition of Timer 3 interrupt request flag)

Instruction code	D9	D0								Number of words	Number of cycles	Flag CY	Skip condition						
	1	0	1	0	0	0	0	0	1	0	2	2	8	2	16				
												1	1	–		V20 = 0: (T3F) = 1			
Operation:	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 V20 = 1: SNZT3 = NOP (V20 = bit 0 of interrupt control register V2)																		
Grouping:	Timer operation																		
Description:	When V20 = 0 : Skips the next instruction when timer 3 interrupt request flag T3F is "1." After skipping, clears (0) to the T3F flag. When the T3F flag is "0," executes the next instruction. When V20 = 1 : This instruction is equivalent to the NOP instruction.																		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZT4 (Skip if Non Zero condition of Timer 4 interrupt request flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 0 0 0 0 0 1 1	2	2 8 3	16	
			1	1	–	V23 = 0: (T4F) = 1
Operation:	V23 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0 V23 = 1: SNZT4 = NOP (V23 = bit 3 of interrupt control register V2)		Grouping:	Timer operation		
			Description:	When V23 = 0 : Skips the next instruction when timer 4 interrupt request flag T4F is "1." After skipping, clears (0) to the T4F flag. When the T4F flag is "0," executes the next instruction. When V23 = 1 : This instruction is equivalent to the NOP instruction.		

SNZT5 (Skip if Non Zero condition of Timer 5 interrupt request flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 0 0 0 0 1 0 0	2	2 8 4	16	
			1	1	–	V21 = 0: (T5F) = 1
Operation:	V21 = 0: (T5F) = 1 ? After skipping, (T5F) ← 0 V21 = 1: SNZT5 = NOP (V21 = bit 1 of interrupt control register V2)		Grouping:	Timer operation		
			Description:	When V21 = 0 : Skips the next instruction when timer 5 interrupt request flag T5F is "1." After skipping, clears (0) to the T5F flag. When the T5F flag is "0," executes the next instruction. When V21 = 1 : This instruction is equivalent to the NOP instruction.		

SST (Serial i/o transmission/reception Start)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 0 1 1 1 1 0	2	2 9 E	16	
			1	1	–	–
Operation:	(SIOF) ← 0 Serial I/O transmission/reception start		Grouping:	Serial I/O operation		
			Description:	Clears (0) to SIOF flag and starts serial I/O.		

SVDE (Set Voltage Detector Enable flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 0 1 0 0 1 1	2	2 9 3	16	
			1	1	–	–
Operation:	At power down mode, voltage drop detection circuit valid		Grouping:	Other operation		
			Description:	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode) when VDCE pin is "H".		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SZB j (Skip if Zero, Bit)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	1	0	0	0	j	j	2	0	2	j	16	1	1	–	$(Mj(DP)) = 0$ $j = 0 \text{ to } 3$
Operation:	$(Mj(DP)) = 0 ?$ $j = 0 \text{ to } 3$											Grouping:	Bit operation						
												Description:	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."						

SZC (Skip if Zero, Carry flag)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	1	0	1	1	1	1	2	0	2	F	16	1	1	–	$(CY) = 0$
Operation:	$(CY) = 0 ?$											Grouping:	Arithmetic operation						
												Description:	Skips the next instruction when the contents of carry flag CY is "0." After skipping, the CY flag remains unchanged. Executes the next instruction when the contents of the CY flag is "1."						

SZD (Skip if Zero, port D specified by register Y)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	1	0	0	1	0	0	2	0	2	4	16	2	2	–	$(D(Y)) = 0$ $(Y) = 0 \text{ to } 7$
	0	0	0	0	1	0	1	0	1	1	2	0	2	B	16				
Operation:	$(D(Y)) = 0 ?$ $(Y) = 0 \text{ to } 7$											Grouping:	Input/Output operation						
												Description:	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when the bit is "1."						

T1AB (Transfer data to timer 1 and register R1 from Accumulator and register B)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	0	1	1	0	0	0	0	2	2	3	0	16	1	1	–	–
Operation:	$(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$											Grouping:	Timer operation						
												Description:	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

T2AB (Transfer data to timer 2 and register R2 from Accumulator and register B)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition					
	1	0	0	0	1	1	0	0	0	0	1	2	2	3	1	16	1	1	-	-
Operation:	(T27–T24) ← (B) (R27–R24) ← (B) (T23–T20) ← (A) (R23–R20) ← (A)																			
Grouping:	Timer operation																			
Description:	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.																			

T3AB (Transfer data to timer 3 and register R3 from Accumulator and register B)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	1	0	0	1	0	2	2	3	2	16	1	1	-	-
Operation:	(T37–T34) ← (B) (R37–R34) ← (B) (T33–T30) ← (A) (R33–R30) ← (A)																		
Grouping:	Timer operation																		
Description:	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3. Transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.																		

T4AB (Transfer data to timer 4 and register R4L from Accumulator and register B)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	1	0	0	1	1	2	2	3	3	16	1	1	-	-
Operation:	(T47–T44) ← (B) (R4L7–R4L4) ← (B) (T43–T40) ← (A) (R4L3–R4L0) ← (A)																		
Grouping:	Timer operation																		
Description:	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L. Transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.																		

T4HAB (Transfer data to register R4H from Accumulator and register B)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	1	0	1	1	1	2	2	3	7	16	1	1	-	-
Operation:	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)																		
Grouping:	Timer operation																		
Description:	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4H. Transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4H.																		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

T4R4L (Transfer data to timer 4 from register R4L)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition														
	1	0	1	0	0	1	0	1	1	1	1	2	2	9	7	16	1	1	–	–
Operation:	(T47–T44) ← (R4L7–R4L4)											Grouping:		Timer operation						
	(T43–T40) ← (R4L3–R4L0)											Description:		Transfers the contents of reload register R4L to timer 4.						

TAB (Transfer data to Accumulator from register B)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	0	1	1	1	1	0	2	0	1	E	16	1	1	–	–
Operation:	(A) ← (B)											Grouping:		Register to register transfer					
												Description:		Transfers the contents of register B to register A.					

TAB1 (Transfer data to Accumulator and register B from timer 1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	1	1	1	0	0	0	0	2	2	7	0	16	1	1	–	–
Operation:	(B) ← (T17–T14)											Grouping:		Timer operation					
	(A) ← (T13–T10)											Description:		Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.					

TAB2 (Transfer data to Accumulator and register B from timer 2)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	1	1	1	0	0	0	1	2	2	7	1	16	1	1	–	–
Operation:	(B) ← (T27–T24)											Grouping:		Timer operation					
	(A) ← (T23–T20)											Description:		Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.					

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAB3 (Transfer data to Accumulator and register B from timer 3)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 1 0 0 1 0	2	2 7 2	16	
			1	1	–	–
Operation:	(B) ← (T37–T34) (A) ← (T33–T30)		Grouping: Timer operation Description: Transfers the high-order 4 bits (T37–T34) of timer 3 to register B. Transfers the low-order 4 bits (T33–T30) of timer 3 to register A.			

TAB4 (Transfer data to Accumulator and register B from timer 4)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 1 0 0 1 1	2	2 7 3	16	
			1	1	–	–
Operation:	(B) ← (T47–T44) (A) ← (T43–T40)		Grouping: Timer operation Description: Transfers the high-order 4 bits (T47–T44) of timer 4 to register B. Transfers the low-order 4 bits (T43–T40) of timer 4 to register A.			

TABAD (Transfer data to Accumulator and register B from register AD)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 1 1 0 0 1	2	2 7 9	16	
			1	1	–	–
Operation:	In A/D conversion mode (Q13 = 0), (B) ← (AD9–AD6) (A) ← (AD5–AD2) In comparator mode (Q13 = 1), (B) ← (AD7–AD4) (A) ← (AD3–AD0) (Q13 : bit 3 of A/D control register Q1)		Grouping: A/D conversion operation Description: In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A.			

TABE (Transfer data to Accumulator and register B from register E)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 1 0 1 0 1 0	2	0 2 A	16	
			1	1	–	–
Operation:	(B) ← (E7–E4) (A) ← (E3–E0)		Grouping: Register to register transfer Description: Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TABP p (Transfer data to Accumulator and register B from Program memory in page p)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	0	p ₅	p ₄	p ₃	p ₂	p ₁	p ₀	1	3	–	–
Operation: (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR ₂ –DR ₀ , A ₃ –A ₀) (B) ← (ROM(PC)) _{7–4} (A) ← (ROM(PC)) _{3–0} (PC) ← (SK(SP)) (SP) ← (SP) – 1											Grouping: Arithmetic operation Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers A and D in page p. The pages which can be referred as follows; after the SBK instruction: 64 to 127 after the RBK instruction: 0 to 63 after system is released from reset or returned from power down: 0 to 63. Note: p is 0 to 63 for M34524M8, and p is 0 to 95 for M34524MC, and p is 0 to 127 for M34524ED. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.			

TABPS (Transfer data to Accumulator and register B from PreScaler)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	1	0	1	0	1	1	1	–	–
Operation: (B) ← (TPS ₇ –TPS ₄) (A) ← (TPS ₃ –TPS ₀)											Grouping: Timer operation Description: Transfers the high-order 4 bits (TPS ₇ –TPS ₄) of prescaler to register B, and transfers the low-order 4 bits (TPS ₃ –TPS ₀) of prescaler to register A.			

TABSI (Transfer data to Accumulator and register B from register SI)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	1	1	0	0	0	1	1	–	–
Operation: (B) ← (SI ₇ –SI ₄) (A) ← (SI ₃ –SI ₀)											Grouping: Serial I/O operation Description: Transfers the high-order 4 bits (SI ₇ –SI ₄) of serial I/O register SI to register B, and transfers the low-order 4 bits (SI ₃ –SI ₀) of serial I/O register SI to register A.			

TAD (Transfer data to Accumulator from register D)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	0	0	1	1	1	–	–
Operation: (A ₂ –A ₀) ← (DR ₂ –DR ₀) (A ₃) ← 0											Grouping: Register to register transfer Description: Transfers the contents of register D to the low-order 3 bits (A ₂ –A ₀) of register A. Note: When this instruction is executed, "0" is stored to the bit 3 (A ₃) of register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TADAB (Transfer data to register AD from Accumulator from register B)

Instruction code	D9	D0							Number of words	Number of cycles	Flag CY	Skip condition							
	1	0	0	0	1	1	1	0	0	1	2	2	3	9	16	1	1	–	–
Operation:	(AD7–AD4) ← (B)											Grouping: A/D conversion operation							
	(AD3–AD0) ← (A)											Description: In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)							

TAI1 (Transfer data to Accumulator from register I1)

Instruction code	D9	D0							Number of words	Number of cycles	Flag CY	Skip condition							
	1	0	0	1	0	1	0	0	1	1	2	2	5	3	16	1	1	–	–
Operation:	(A) ← (I1)											Grouping: Interrupt operation							
												Description: Transfers the contents of interrupt control register I1 to register A.							

TAI2 (Transfer data to Accumulator from register I2)

Instruction code	D9	D0							Number of words	Number of cycles	Flag CY	Skip condition							
	1	0	0	1	0	1	0	1	0	0	2	2	5	4	16	1	1	–	–
Operation:	(A) ← (I2)											Grouping: Interrupt operation							
												Description: Transfers the contents of interrupt control register I2 to register A.							

TAI3 (Transfer data to Accumulator from register I3)

Instruction code	D9	D0							Number of words	Number of cycles	Flag CY	Skip condition							
	1	0	0	1	0	1	0	1	0	1	2	2	5	5	16	1	1	–	–
Operation:	(A0) ← (I30)											Grouping: Interrupt operation							
	(A3–A1) ← 0											Description: Transfers the contents of interrupt control register I3 to the lowermost bit (A0) of register A.							
												Note: When the TAI3 instruction is executed, "0" is stored to the high-order 3 bits (A3–A1) of register A.							

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAJ1 (Transfer data to Accumulator from register J1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 0 0 1 0	1	1	–	–
Operation:	(A) ← (J1)		Grouping: Serial I/O operation			
			Description: Transfers the contents of serial I/O control register J1 to register A.			

TAK0 (Transfer data to Accumulator from register K0)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 1 0 1 1 0	1	1	–	–
Operation:	(A) ← (K0)		Grouping: Input/Output operation			
			Description: Transfers the contents of key-on wakeup control register K0 to register A.			

TAK1 (Transfer data to Accumulator from register K1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 1 1 0 0 1	1	1	–	–
Operation:	(A) ← (K1)		Grouping: Input/Output operation			
			Description: Transfers the contents of key-on wakeup control register K1 to register A.			

TAK2 (Transfer data to Accumulator from register K2)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 1 1 0 1 0	1	1	–	–
Operation:	(A) ← (K2)		Grouping: Input/Output operation			
			Description: Transfers the contents of key-on wakeup control register K2 to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAL1 (Transfer data to Accumulator from register L1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 1 0 1 0	1	1	–	–
Operation:	(A) ← (L1)		Grouping:	LCD control operation		
			Description:	Transfers the LCD control register L1 to register A.		

TALA (Transfer data to Accumulator from register LA)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 1 0 0 1	1	1	–	–
Operation:	(A3, A2) ← (AD1, AD0) (A1, A0) ← 0		Grouping:	A/D conversion operation		
			Description:	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (A3, A2) of register A.		
			Note:	After this instruction is executed, "0" is stored to the low-order 2 bits (A1, A0) of register A.		

TAM j (Transfer data to Accumulator from Memory)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 1 0 0 j j j j	1	1	–	–
Operation:	(A) ← (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15		Grouping:	RAM to register transfer		
			Description:	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.		

TAMR (Transfer data to Accumulator from register MR)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 1 0 0 1 0	1	1	–	–
Operation:	(A) ← (MR)		Grouping:	Clock operation		
			Description:	Transfers the contents of clock control register MR to register A.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAPU0 (Transfer data to Accumulator from register PU0)					Number of words	Number of cycles	Flag CY	Skip condition												
Instruction code	D9	D0																		
	1	0	0	1	0	1	0	1	1	1	2	2	5	7	16	1	1	–	–	
Operation:	(A) ← (PU0)										Grouping: Input/Output operation				Description: Transfers the contents of pull-up control register PU0 to register A.					
TAPU1 (Transfer data to Accumulator from register PU1)					Number of words	Number of cycles	Flag CY	Skip condition												
Instruction code	D9	D0																		
	1	0	0	1	0	1	1	1	1	1	0	2	2	5	E	16	1	1	–	–
Operation:	(A) ← (PU1)										Grouping: Input/Output operation				Description: Transfers the contents of pull-up control register PU1 to register A.					
TAQ1 (Transfer data to Accumulator from register Q1)					Number of words	Number of cycles	Flag CY	Skip condition												
Instruction code	D9	D0																		
	1	0	0	1	0	0	0	0	1	0	0	2	2	4	4	16	1	1	–	–
Operation:	(A) ← (Q1)										Grouping: A/D conversion operation				Description: Transfers the contents of A/D control register Q1 to register A.					
TAQ2 (Transfer data to Accumulator from register Q2)					Number of words	Number of cycles	Flag CY	Skip condition												
Instruction code	D9	D0																		
	1	0	0	1	0	0	0	0	1	0	1	2	2	4	5	16	1	1	–	–
Operation:	(A) ← (Q2)										Grouping: A/D conversion operation				Description: Transfers the contents of A/D control register Q2 to register A.					

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAQ3 (Transfer data to Accumulator from register Q3)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	1	0	0	0	1	1	0	2	2	4	6	16	1	1	–	–
Operation:	(A) ← (Q3)											Grouping:	A/D conversion operation						
												Description:	Transfers the contents of A/D control register Q3 to register A.						

TASP (Transfer data to Accumulator from Stack Pointer)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	1	0	1	0	0	0	0	2	0	5	0	16	1	1	–	–
Operation:	(A ₂ –A ₀) ← (SP ₂ –SP ₀) (A ₃) ← 0											Grouping:	Register to register transfer						
												Description:	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A ₂ –A ₀) of register A.						
												Note:	After this instruction is executed, “0” is stored to the bit 3 (A ₃) of register A.						

TAV1 (Transfer data to Accumulator from register V1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	1	0	1	0	1	0	0	2	0	5	4	16	1	1	–	–
Operation:	(A) ← (V1)											Grouping:	Interrupt operation						
												Description:	Transfers the contents of interrupt control register V1 to register A.						

TAV2 (Transfer data to Accumulator from register V2)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	1	0	1	0	1	0	1	2	0	5	5	16	1	1	–	–
Operation:	(A) ← (V2)											Grouping:	Interrupt operation						
												Description:	Transfers the contents of interrupt control register V2 to register A.						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAW1 (Transfer data to Accumulator from register W1)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 1 0 1 1	1	1	–	–
		2 4 B				
Operation:	(A) ← (W1)		Grouping: Timer operation			
			Description: Transfers the contents of timer control register W1 to register A.			

TAW2 (Transfer data to Accumulator from register W2)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 1 1 0 0	1	1	–	–
		2 4 C				
Operation:	(A) ← (W2)		Grouping: Timer operation			
			Description: Transfers the contents of timer control register W2 to register A.			

TAW3 (Transfer data to Accumulator from register W3)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 1 1 0 1	1	1	–	–
		2 4 D				
Operation:	(A) ← (W3)		Grouping: Timer operation			
			Description: Transfers the contents of timer control register W3 to register A.			

TAW4 (Transfer data to Accumulator from register W4)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 1 1 1 0	1	1	–	–
		2 4 E				
Operation:	(A) ← (W4)		Grouping: Timer operation			
			Description: Transfers the contents of timer control register W4 to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAW5 (Transfer data to Accumulator from register W5)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	1	0	0	1	1	1	1	2	2	4	F	16	1	1	–	–
Operation:	(A) ← (W5)											Grouping:	Timer operation						
												Description:	Transfers the contents of timer control register W5 to register A.						

TAW6 (Transfer data to Accumulator from register W6)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	1	0	1	0	0	0	0	2	2	5	0	16	1	1	–	–
Operation:	(A) ← (W6)											Grouping:	Timer operation						
												Description:	Transfers the contents of timer control register W6 to register A.						

TAX (Transfer data to Accumulator from register X)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	1	0	1	0	0	1	0	2	0	5	2	16	1	1	–	–
Operation:	(A) ← (X)											Grouping:	Register to register transfer						
												Description:	Transfers the contents of register X to register A.						

TAY (Transfer data to Accumulator from register Y)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	0	1	1	1	1	1	2	0	1	F	16	1	1	–	–
Operation:	(A) ← (Y)											Grouping:	Register to register transfer						
												Description:	Transfers the contents of register Y to register A.						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAZ (Transfer data to Accumulator from register Z)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	1	0	1	0	0	1	1	2	0	5	3	16	1	1	–	–
Operation:	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$																		
	Grouping: Register to register transfer Description: Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A. Note: After this instruction is executed, "0" is stored to the high-order 2 bits (A3, A2) of register A.																		

TBA (Transfer data to register B from Accumulator)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	0	0	1	1	1	0	2	0	0	E	16	1	1	–	–
Operation:	$(B) \leftarrow (A)$																		
	Grouping: Register to register transfer Description: Transfers the contents of register A to register B.																		

TDA (Transfer data to register D from Accumulator)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	1	0	1	0	0	1	2	0	2	9	16	1	1	–	–
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$																		
	Grouping: Register to register transfer Description: Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.																		

TEAB (Transfer data to register E from Accumulator and register B)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	0	1	1	0	1	0	2	0	1	A	16	1	1	–	–
Operation:	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$																		
	Grouping: Register to register transfer Description: Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.																		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TFR0A (Transfer data to register FR0 from Accumulator)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	0	1	0	0	0	0	2	2	8	16	1	1	–	–
Operation:	(FR0) ← (A)																		
Grouping:	Input/Output operation																		
Description:	Transfers the contents of register A to the port output structure control register FR0.																		

TFR1A (Transfer data to register FR1 from Accumulator)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	0	1	0	0	0	1	2	2	9	16	1	1	–	–
Operation:	(FR1) ← (A)																		
Grouping:	Input/Output operation																		
Description:	Transfers the contents of register A to the port output structure control register FR1.																		

TFR2A (Transfer data to register FR2 from Accumulator)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	0	1	0	1	0	0	2	2	A	16	1	1	–	–
Operation:	(FR2) ← (A)																		
Grouping:	Input/Output operation																		
Description:	Transfers the contents of register A to the port output structure control register FR2.																		

TFR3A (Transfer data to register FR3 from Accumulator)

Instruction code	D9	D0										Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	0	1	0	1	1	1	2	2	B	16	1	1	–	–
Operation:	(FR3) ← (A)																		
Grouping:	Input/Output operation																		
Description:	Transfers the contents of register A to the port output structure control register FR3.																		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TI1A (Transfer data to register I1 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition														
	1	0	0	0	0	1	0	1	1	1	1	2	2	1	7	16	1	1	–	–
Operation:	(I1) ← (A)											Grouping:	Interrupt operation							
Description:	Transfers the contents of register A to interrupt control register I1.																			

TI2A (Transfer data to register I2 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	0	0	1	1	0	0	0	2	2	1	8	16	1	1	–	–
Operation:	(I2) ← (A)											Grouping:	Interrupt operation						
Description:	Transfers the contents of register A to interrupt control register I2.																		

TI3A (Transfer data to register I3 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	0	0	1	1	0	1	0	2	2	1	A	16	1	1	–	–
Operation:	(I30) ← (A0)											Grouping:	Interrupt operation						
Description:	Transfers the contents of the lowermost bit (A0) of register A to interrupt control register I1.																		

TJ1A (Transfer data to register J1 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	0	0	0	0	0	1	0	2	2	0	2	16	1	1	–	–
Operation:	(J1) ← (A)											Grouping:	Serial I/O operation						
Description:	Transfers the contents of register A to serial I/O control register J1.																		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TK0A (Transfer data to register K0 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 1 0 1 1	1	1	–	–
		2 1 B				
Operation:	(K0) ← (A)		Grouping:	Input/Output operation		
			Description:	Transfers the contents of register A to key-on wakeup control register K0.		

TK1A (Transfer data to register K1 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 0 1 0 0	1	1	–	–
		2 1 4				
Operation:	(K1) ← (A)		Grouping:	Input/Output operation		
			Description:	Transfers the contents of register A to key-on wakeup control register K1.		

TK2A (Transfer data to register K2 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 0 1 0 1	1	1	–	–
		2 1 5				
Operation:	(K2) ← (A)		Grouping:	Input/Output operation		
			Description:	Transfers the contents of register A to key-on wakeup control register K2.		

TL1A (Transfer data to register L1 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 0 1 0	1	1	–	–
		2 0 A				
Operation:	(L1) ← (A)		Grouping:	LCD operation		
			Description:	Transfers the contents of register A to LCD control register L1.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TL2A (Transfer data to register L2 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 0 1 1	1	1	–	–
		2 0 B				
Operation:	(L2) ← (A)		Grouping:	LCD operation		
			Description:	Transfers the contents of register A to LCD control register L2.		

TLCA (Transfer data to timer LC and register RLC from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 1 0 1	1	1	–	–
		2 0 D				
Operation:	(LC) ← (A) (RLC) ← (A)		Grouping:	Timer operation		
			Description:	Transfers the contents of register A to timer LC and reload register RLC.		

TMA j (Transfer data to Memory from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 1 1 j j j j	1	1	–	–
		2 B j				
Operation:	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15		Grouping:	RAM to register transfer		
			Description:	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.		

TMRA (Transfer data to register MR from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 0 1 1 0	1	1	–	–
		2 1 6				
Operation:	(MR) ← (A)		Grouping:	Other operation		
			Description:	Transfers the contents of register A to clock control register MR.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TPAA (Transfer data to register PA from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 1 0 1 0 1 0 1 0	1	1	–	–
		$2 \begin{matrix} A \\ A \end{matrix} 16$				
Operation:	(PA0) ← (A0)		Grouping: Timer operation			
			Description: Transfers the contents of lowermost bit (A0) register A to timer control register PA.			

TPSAB (Transfer data to Pre-Scaler from Accumulator and register B)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 0 1 0 1	1	1	–	–
		$2 \begin{matrix} 2 \\ 3 \\ 5 \end{matrix} 16$				
Operation:	(RPS7–RPS4) ← (B) (TPS7–TPS4) ← (B) (RPS3–RPS0) ← (A) (TPS3–TPS0) ← (A)		Grouping: Timer operation			
			Description: Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.			

TPU0A (Transfer data to register PU0 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 0 1 1 0 1	1	1	–	–
		$2 \begin{matrix} 2 \\ 2 \\ D \end{matrix} 16$				
Operation:	(PU0) ← (A)		Grouping: Input/Output operation			
			Description: Transfers the contents of register A to pull-up control register PU0.			

TPU1A (Transfer data to register PU1 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 0 1 1 1 0	1	1	–	–
		$2 \begin{matrix} 2 \\ 2 \\ E \end{matrix} 16$				
Operation:	(PU1) ← (A)		Grouping: Input/Output operation			
			Description: Transfers the contents of register A to pull-up control register PU1.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TQ1A (Transfer data to register Q1 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 0 0	1	1	–	–
Operation:	(Q1) ← (A)		Grouping:	A/D conversion operation		
			Description:	Transfers the contents of register A to A/D control register Q1.		

TQ2A (Transfer data to register Q2 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 0 1	1	1	–	–
Operation:	(Q2) ← (A)		Grouping:	A/D conversion operation		
			Description:	Transfers the contents of register A to A/D control register Q2.		

TQ3A (Transfer data to register Q3 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 1 0	1	1	–	–
Operation:	(Q3) ← (A)		Grouping:	A/D conversion operation		
			Description:	Transfers the contents of register A to A/D control register Q3.		

TR1AB (Transfer data to register R1 from Accumulator and register B)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 1 1 1 1	1	1	–	–
Operation:	(R17–R14) ← (B) (R13–R10) ← (A)		Grouping:	Timer operation		
			Description:	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TR3AB (Transfer data to register R3 from Accumulator and register B)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	1	1	0	1	1	2	2	3	B	16			
Operation:	(R37–R34) ← (B) (R33–R30) ← (A)										Number of words:	1	Number of cycles:	1	Flag CY:	–	Skip condition:	–
											Grouping:	Timer operation						
											Description:	Transfers the contents of register B to the high-order 4 bits (R37–R34) of reload register R3, and the contents of register A to the low-order 4 bits (R33–R30) of reload register R3.						

TSIAB (Transfer data to register SI from Accumulator and register B)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition				
	1	0	0	0	1	1	1	0	0	0	2	2	3	8	16			
Operation:	(SI7–SI4) ← (B) (SI3–SI0) ← (A)										Number of words:	1	Number of cycles:	1	Flag CY:	–	Skip condition:	–
											Grouping:	Timer operation						
											Description:	Transfers the contents of register B to the high-order 4 bits (SI7–SI4) of serial I/O register SI, and transfers the contents of register A to the low-order 4 bits (SI3–SI0) of serial I/O register SI.						

TV1A (Transfer data to register V1 from Accumulator)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	1	1	1	1	1	1	2	0	3	F	16			
Operation:	(V1) ← (A)										Number of words:	1	Number of cycles:	1	Flag CY:	–	Skip condition:	–
											Grouping:	Interrupt operation						
											Description:	Transfers the contents of register A to interrupt control register V1.						

TV2A (Transfer data to register V2 from Accumulator)

Instruction code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	1	1	1	1	1	0	2	0	3	E	16			
Operation:	(V2) ← (A)										Number of words:	1	Number of cycles:	1	Flag CY:	–	Skip condition:	–
											Grouping:	Interrupt operation						
											Description:	Transfers the contents of register A to interrupt control register V2.						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TW1A (Transfer data to register W1 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 1 1 0	1	1	–	–
Operation: (W1) ← (A)			Grouping: Timer operation			
			Description: Transfers the contents of register A to timer control register W1.			

TW2A (Transfer data to register W2 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 0 1 1 1 1	1	1	–	–
Operation: (W2) ← (A)			Grouping: Timer operation			
			Description: Transfers the contents of register A to timer control register W2.			

TW3A (Transfer data to register W3 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 0 0 0 0	1	1	–	–
Operation: (W3) ← (A)			Grouping: Timer operation			
			Description: Transfers the contents of register A to timer control register W3.			

TW4A (Transfer data to register W4 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 0 0 0 1	1	1	–	–
Operation: (W4) ← (A)			Grouping: Timer operation			
			Description: Transfers the contents of register A to timer control register W4.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TW5A (Transfer data to register W5 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	0	0	1	0	0	1	0	2	2	1	2	16	1	1	–	–
Operation:	(W5) ← (A)											Grouping:	Timer operation						
												Description:	Transfers the contents of register A to timer control register W5.						

TW6A (Transfer data to register W6 from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	0	0	0	1	0	0	1	1	2	2	1	3	16	1	1	–	–
Operation:	(W6) ← (A)											Grouping:	Timer operation						
												Description:	Transfers the contents of register A to timer control register W6.						

TYA (Transfer data to register Y from Accumulator)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	0	0	0	0	0	0	1	1	0	0	2	0	0	C	16	1	1	–	–
Operation:	(Y) ← (A)											Grouping:	Register to register transfer						
												Description:	Transfers the contents of register A to register Y.						

WRST (Watchdog timer ReSeT)

Instruction code	D9	D0	Number of words	Number of cycles	Flag CY	Skip condition													
	1	0	1	0	1	0	0	0	0	0	2	2	A	0	16	1	1	–	(WDF1) = 1
Operation:	(WDF1) = 1 ? After skipping, (WDF1) ← 0											Grouping:	Other operation						
												Description:	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)


XAM j (eXchange Accumulator and Memory data)																			
Instruction code	D9	D0				Number of words	Number of cycles	Flag CY	Skip condition										
	1	0	1	1	0	1	j	j	j	j	2	2	D	j	16	1	1	-	-
Operation:	$(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15										Grouping:	RAM to register transfer							
											Description:	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.							
XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)																			
Instruction code	D9	D0				Number of words	Number of cycles	Flag CY	Skip condition										
	1	0	1	1	1	1	j	j	j	j	2	2	F	j	16	1	1	-	(Y) = 15
Operation:	$(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) - 1$										Grouping:	RAM to register transfer							
											Description:	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.							
XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)																			
Instruction code	D9	D0				Number of words	Number of cycles	Flag CY	Skip condition										
	1	0	1	1	1	0	j	j	j	j	2	2	E	j	16	1	1	-	(Y) = 0
Operation:	$(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) + 1$										Grouping:	RAM to register transfer							
											Description:	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.							

MACHINE INSTRUCTIONS (INDEX BY TYPES)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Register to register transfer	TAB	0	0	0	0	0	1	1	1	1	0	0 1 E	1	1	(A) ← (B)
	TBA	0	0	0	0	0	0	1	1	1	0	0 0 E	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0 1 F	1	1	(A) ← (Y)
	TYA	0	0	0	0	0	0	1	1	0	0	0 0 C	1	1	(Y) ← (A)
	TEAB	0	0	0	0	0	1	1	0	1	0	0 1 A	1	1	(E7–E4) ← (B) (E3–E0) ← (A)
	TABE	0	0	0	0	1	0	1	0	1	0	0 2 A	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
	TDA	0	0	0	0	1	0	1	0	0	1	0 2 9	1	1	(DR2–DR0) ← (A2–A0)
	TAD	0	0	0	1	0	1	0	0	0	1	0 5 1	1	1	(A2–A0) ← (DR2–DR0) (A3) ← 0
	TAZ	0	0	0	1	0	1	0	0	1	1	0 5 3	1	1	(A1, A0) ← (Z1, Z0) (A3, A2) ← 0
	TAX	0	0	0	1	0	1	0	0	1	0	0 5 2	1	1	(A) ← (X)
	TASP	0	0	0	1	0	1	0	0	0	0	0 5 0	1	1	(A2–A0) ← (SP2–SP0) (A3) ← 0
RAM addresses	LXY x, y	1	1	x3	x2	x1	x0	y3	y2	y1	y0	3 x y	1	1	(X) ← x x = 0 to 15 (Y) ← y y = 0 to 15
	LZ z	0	0	0	1	0	0	1	0	z1	z0	0 4 8 +z	1	1	(Z) ← z z = 0 to 3
	INY	0	0	0	0	0	1	0	0	1	1	0 1 3	1	1	(Y) ← (Y) + 1
	DEY	0	0	0	0	0	1	0	1	1	1	0 1 7	1	1	(Y) ← (Y) – 1
RAM to register transfer	TAM j	1	0	1	1	0	0	j	j	j	j	2 C j	1	1	(A) ← (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15
	XAM j	1	0	1	1	0	1	j	j	j	j	2 D j	1	1	(A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15
	XAMD j	1	0	1	1	1	1	j	j	j	j	2 F j	1	1	(A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) – 1
	XAMI j	1	0	1	1	1	0	j	j	j	j	2 E j	1	1	(A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) + 1
	TMA j	1	0	1	0	1	1	j	j	j	j	2 B j	1	1	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
-	-	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
-	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code										Hexadecimal notation	Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
Arithmetic operation	LA n	0	0	0	1	1	1	n	n	n	n	0 7 n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	p5	p4	p3	p2	p1	p0	0 8 p +p	1	3	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0) (B) ← (ROM(PC)) _{7–4} (A) ← (ROM(PC)) _{3–0} (PC) ← (SK(SP)) (SP) ← (SP) – 1
	AM	0	0	0	0	0	0	1	0	1	0	0 0 A	1	1	(A) ← (A) + (M(DP))
	AMC	0	0	0	0	0	0	1	0	1	1	0 0 B	1	1	(A) ← (A) + (M(DP)) + (CY) (CY) ← Carry
	A n	0	0	0	1	1	0	n	n	n	n	0 6 n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0 1 8	1	1	(A) ← (A) AND (M(DP))
	OR	0	0	0	0	0	1	1	0	0	1	0 1 9	1	1	(A) ← (A) OR (M(DP))
	SC	0	0	0	0	0	0	0	1	1	1	0 0 7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0 0 6	1	1	(CY) ← 0
	SZC	0	0	0	0	1	0	1	1	1	1	0 2 F	1	1	(CY) = 0 ?
	CMA	0	0	0	0	0	1	1	1	0	0	0 1 C	1	1	(A) ← (A̅)
RAR	0	0	0	0	0	1	1	1	0	1	0 1 D	1	1		
Bit operation	SB j	0	0	0	1	0	1	1	1	j	j	0 5 C +j	1	1	(M _j (DP)) ← 1 j = 0 to 3
	RB j	0	0	0	1	0	0	1	1	j	j	0 4 C +j	1	1	(M _j (DP)) ← 0 j = 0 to 3
	SZB j	0	0	0	0	1	0	0	0	j	j	0 2 j	1	1	(M _j (DP)) = 0 ? j = 0 to 3
Comparison operation	SEAM	0	0	0	0	1	0	0	1	1	0	0 2 6	1	1	(A) = (M(DP)) ?
	SEA n	0	0	0	0	1	0	0	1	0	1	0 2 5	2	2	(A) = n ? n = 0 to 15
		0	0	0	1	1	1	n	n	n	n	0 7 n			

Note: p is 0 to 63 for M34524M8,
p is 0 to 95 for M34524MC and
p is 0 to 127 for M34524ED.

Skip condition	Carry flag CY	Detailed description
Continuous description	–	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
–	–	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0) ₂ specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. The pages which can be referred as follows; after the SBK instruction: 64 to 127 after the RBK instruction: 0 to 63 after system is released from reset or returned from power down: 0 to 63.
–	–	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
–	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	–	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
–	–	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	–	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	1	Sets (1) to carry flag CY.
–	0	Clears (0) to carry flag CY.
(CY) = 0	–	Skips the next instruction when the contents of carry flag CY is "0."
–	–	Stores the one's complement for register A's contents in register A.
–	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
–	–	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
–	–	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	–	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	–	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	–	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.

MACHINE INSTRUCTIONS (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0					
Branch operation	B a	0	1	1	a6	a5	a4	a3	a2	a1	a0	1 8 a +a	1	1	(PCL) ← a6-a0	
	BL p, a	0	0	1	1	1	p4	p3	p2	p1	p0	0 E p +p	2	2	(PCH) ← p (Note) (PCL) ← a6-a0	
		1	p6	p5	a6	a5	a4	a3	a2	a1	a0	2 p a +p +a				
	BLA p	0	0	0	0	0	1	0	0	0	0	0 1 0	2	2	(PCH) ← p (Note) (PCL) ← (DR2-DR0, A3-A0)	
1		p6	p5	p4	0	0	p3	p2	p1	p0	2 p p +p					
Subroutine operation	BM a	0	1	0	a6	a5	a4	a3	a2	a1	a0	1 a a	1	1	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6-a0	
	BML p, a	0	0	1	1	0	p4	p3	p2	p1	p0	0 C p +p	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note) (PCL) ← a6-a0	
		1	p6	p5	a6	a5	a4	a3	a2	a1	a0	2 p a +p +a				
	BMLA p	0	0	0	0	1	1	0	0	0	0	0 3 0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note) (PCL) ← (DR2-DR0, A3-A0)	
1		p6	p5	p4	0	0	p3	p2	p1	p0	2 p p +p					
Return operation	RTI	0	0	0	1	0	0	0	1	1	0	0 4 6	1	1	(PC) ← (SK(SP)) (SP) ← (SP) - 1	
	RT	0	0	0	1	0	0	0	1	0	0	0 4 4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) - 1	
	RTS	0	0	0	1	0	0	0	1	0	1	0 4 5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) - 1	

Note: p is 0 to 63 for M34524M8,
p is 0 to 95 for M34524MC and
p is 0 to 127 for M34524ED.

Skip condition	Carry flag CY	Detailed description
<ul style="list-style-type: none"> – – – 	<ul style="list-style-type: none"> – – – 	<ul style="list-style-type: none"> Branch within a page : Branches to address a in the identical page. Branch out of a page : Branches to address a in page p. Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)₂ specified by registers D and A in page p.
<ul style="list-style-type: none"> – – – 	<ul style="list-style-type: none"> – – – 	<ul style="list-style-type: none"> Call the subroutine in page 2 : Calls the subroutine at address a in page 2. Call the subroutine : Calls the subroutine at address a in page p. Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)₂ specified by registers D and A in page p.
<ul style="list-style-type: none"> – – <p>Skip at uncondition</p>	<ul style="list-style-type: none"> – – 	<ul style="list-style-type: none"> Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt. Returns from subroutine to the routine called the subroutine. Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Interrupt operation	DI	0	0	0	0	0	0	0	1	0	0	0 0 4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0 0 5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0 3 8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0 3 9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0 3 A	1	1	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?
	SNZI1	0	0	0	0	1	1	1	0	1	1	0 3 B	1	1	I22 = 1 : (INT1) = "H" ? I22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0 5 4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0 3 F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0 5 5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0 3 E	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2 5 3	1	1	(A) ← (I1)
	TI1A	1	0	0	0	0	1	0	1	1	1	2 1 7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2 5 4	1	1	(A) ← (I2)
TI2A	1	0	0	0	0	1	1	0	0	0	2 1 8	1	1	(I2) ← (A)	
TAI3	1	0	0	1	0	1	0	1	0	1	2 5 5	1	1	(A0) ← (I30), (A3–A1) ← 0	
TI3A	1	0	0	0	0	1	1	0	1	0	2 1 A	1	1	(I30) ← (A0)	
Timer operation	TPAA	1	0	1	0	1	0	1	0	1	0	2 A A	1	1	(PA0) ← (A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2 4 B	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2 0 E	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2 4 C	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2 0 F	1	1	(W2) ← (A)
	TAW3	1	0	0	1	0	0	1	1	0	1	2 4 D	1	1	(A) ← (W3)
	TW3A	1	0	0	0	0	1	0	0	0	0	2 1 0	1	1	(W3) ← (A)
	TAW4	1	0	0	1	0	0	1	1	1	0	2 4 E	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2 1 1	1	1	(W4) ← (A)

Skip condition	Carry flag CY	Detailed description
–	–	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
–	–	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	–	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	–	When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	–	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control register I1)
(INT0) = "L" However, I12 = 0	–	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	–	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2)
(INT1) = "L" However, I22 = 0	–	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
–	–	Transfers the contents of interrupt control register V1 to register A.
–	–	Transfers the contents of register A to interrupt control register V1.
–	–	Transfers the contents of interrupt control register V2 to register A.
–	–	Transfers the contents of register A to interrupt control register V2.
–	–	Transfers the contents of interrupt control register I1 to register A.
–	–	Transfers the contents of register A to interrupt control register I1.
–	–	Transfers the contents of interrupt control register I2 to register A.
–	–	Transfers the contents of register A to interrupt control register I2.
–	–	Transfers the contents of interrupt control register I3 to the lowermost bit (A0) of register A.
–	–	Transfers the contents of the lowermost bit (A0) of register A to interrupt control register I3.
–	–	Transfers the contents of register A to timer control register PA.
–	–	Transfers the contents of timer control register W1 to register A.
–	–	Transfers the contents of register A to timer control register W1.
–	–	Transfers the contents of timer control register W2 to register A.
–	–	Transfers the contents of register A to timer control register W2.
–	–	Transfers the contents of timer control register W3 to register A.
–	–	Transfers the contents of register A to timer control register W3.
–	–	Transfers the contents of timer control register W4 to register A.
–	–	Transfers the contents of register A to timer control register W4.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0					
Timer operation	TAW5	1	0	0	1	0	0	1	1	1	1	2 4 F	1	1	(A) ← (W5)	
	TW5A	1	0	0	0	0	1	0	0	1	0	2 1 2	1	1	(W5) ← (A)	
	TAW6	1	0	0	1	0	1	0	0	0	0	2 5 0	1	1	(A) ← (W6)	
	TW6A	1	0	0	0	0	1	0	0	1	1	2 1 3	1	1	(W6) ← (A)	
	TABPS	1	0	0	1	1	1	0	1	0	1	2 7 5	1	1	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)	
	TPSAB	1	0	0	0	1	1	0	1	0	1	2 3 5	1	1	(RPS7–RPS4) ← (B) (TPS7–TPS4) ← (B) (RPS3–RPS0) ← (A) (TPS3–TPS0) ← (A)	
	TAB1	1	0	0	1	1	1	0	0	0	0	2 7 0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)	
	T1AB	1	0	0	0	1	1	0	0	0	0	2 3 0	1	1	(R17–R14) ← (B) (T17–T14) ← (B) (R13–R10) ← (A) (T13–T10) ← (A)	
	TAB2	1	0	0	1	1	1	0	0	0	1	2 7 1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)	
	T2AB	1	0	0	0	1	1	0	0	0	1	2 3 1	1	1	(R27–R24) ← (B) (T27–T24) ← (B) (R23–R20) ← (A) (T23–T20) ← (A)	
	TAB3	1	0	0	1	1	1	0	0	1	0	2 7 2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)	
	T3AB	1	0	0	0	1	1	0	0	1	0	2 3 2	1	1	(R37–R34) ← (B) (T37–T34) ← (B) (R33–R30) ← (A) (T33–T30) ← (A)	
	TAB4	1	0	0	1	1	1	0	0	1	1	2 7 3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)	
	T4AB	1	0	0	0	1	1	0	0	1	1	2 3 3	1	1	(R4L7–R4L4) ← (B) (T47–T44) ← (B) (R4L3–R4L0) ← (A) (T43–T40) ← (A)	
	T4HAB	1	0	0	0	1	1	0	1	1	1	2 3 7	1	1	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)	
	TR1AB	1	0	0	0	1	1	1	1	1	1	2 3 F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)	
	TR3AB	1	0	0	0	1	1	1	0	1	1	2 3 B	1	1	(R37–R34) ← (B) (R33–R30) ← (A)	
	T4R4L	1	0	1	0	0	1	0	1	1	1	2 9 7	1	1	(T47–T40) ← (R4L7–R4L0)	
TLCA	1	0	0	0	0	0	1	1	0	1	2 0 D	1	1	(LC) ← (A) (RLC) ← (A)		

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of timer control register W5 to register A.
-	-	Transfers the contents of register A to timer control register W5.
-	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
-	-	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	-	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	-	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	-	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
-	-	Transfers the contents of timer 4 reload register R4L to timer 4.
-	-	Transfers the contents of register A to timer LC and timer LC reload register RLC.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function	
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0						
Timer operation	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: NOP
	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 V20 = 1: NOP
	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V23 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0 V23 = 1: NOP
	SNZT5	1	0	1	0	0	0	0	1	0	0	2	8	4	1	1	V21 = 0: (T5F) = 1 ? After skipping, (T5F) ← 0 V21 = 1: NOP
Input/Output operation	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A) ← (P2)
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P2) ← (A)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A) ← (P3)
	OP3A	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P3) ← (A)
	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	(A) ← (P4)
	OP4A	1	0	0	0	1	0	0	1	0	0	2	2	4	1	1	(P4) ← (A)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	(D(Y)) ← 0 (Y) = 0 to 9
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	(D(Y)) ← 1 (Y) = 0 to 9
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ? (Y) = 0 to 7
		0	0	0	0	1	0	1	0	1	1	0	2	B	1	1	
	RCP	1	0	1	0	0	0	1	1	0	0	2	8	C	1	1	(C) ← 0
	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	(C) ← 1
TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)	
TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)	
TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	E	1	1	(A) ← (PU1)	
TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	E	1	1	(PU1) ← (A)	

Skip condition	Carry flag CY	Detailed description
V12 = 0: (T1F) = 1	–	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) = 1	–	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	–	Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is "0" and the contents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V23 = 0: (T4F) = 1	–	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and the contents of T4F flag is "1." After skipping, clears (0) to T4F flag.
V21 = 0: (T5F) = 1	–	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the contents of T5F flag is "1." After skipping, clears (0) to T5F flag.
–	–	Transfers the input of port P0 to register A.
–	–	Outputs the contents of register A to port P0.
–	–	Transfers the input of port P1 to register A.
–	–	Outputs the contents of register A to port P1.
–	–	Transfers the input of port P2 to register A.
–	–	Outputs the contents of register A to port P2.
–	–	Transfers the input of port P3 to register A.
–	–	Outputs the contents of register A to port P3.
–	–	Transfers the input of port P4 to register A.
–	–	Outputs the contents of register A to port P4.
–	–	Sets (1) to all port D.
–	–	Clears (0) to a bit of port D specified by register Y.
–	–	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	–	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
–	–	Clears (0) to port C.
–	–	Sets (1) to port C.
–	–	Transfers the contents of pull-up control register PU0 to register A.
–	–	Transfers the contents of register A to pull-up control register PU0.
–	–	Transfers the contents of pull-up control register PU1 to register A.
–	–	Transfers the contents of register A to pull-up control register PU1.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Input/Output operation	TAK0	1	0	0	1	0	1	0	1	1	0	2 5 6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2 1 B	1	1	(K0) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2 5 9	1	1	(A) ← (K1)
	TK1A	1	0	0	0	0	1	0	1	0	0	2 1 4	1	1	(K1) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2 5 A	1	1	(A) ← (K2)
	TK2A	1	0	0	0	0	1	0	1	0	1	2 1 5	1	1	(K2) ← (A)
	TFR0A	1	0	0	0	1	0	1	0	0	0	2 2 8	1	1	(FR0) ← (A)
	TFR1A	1	0	0	0	1	0	1	0	0	1	2 2 9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2 2 A	1	1	(FR2) ← (A)
	TFR3A	1	0	0	0	1	0	1	0	1	1	2 2 B	1	1	(FR3) ← (A)
LCD operation	TAL1	1	0	0	1	0	0	1	0	1	0	2 4 A	1	1	(A) ← (L1)
	TL1A	1	0	0	0	0	0	1	0	1	0	2 0 A	1	1	(L1) ← (A)
	TL2A	1	0	0	0	0	0	1	0	1	1	2 0 B	1	1	(L2) ← (A)
Serial I/O operation	TABSI	1	0	0	1	1	1	1	0	0	0	2 7 8	1	1	(B) ← (SI7–SI4) (A) ← (SI3–SI0)
	TSIAB	1	0	0	0	1	1	1	0	0	0	2 3 8	1	1	(SI7–SI4) ← (B) (SI3–SI0) ← (A)
	SST	1	0	1	0	0	1	1	1	1	0	2 9 E	1	1	(SIOF) ← 0 Serial I/O starting
	SNZSI	1	0	1	0	0	0	1	0	0	0	2 8 8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0 V23 = 1: NOP
	TAJ1	1	0	0	1	0	0	0	0	1	0	2 4 2	1	1	(A) ← (J1)
	TJ1A	1	0	0	0	0	0	0	0	1	0	2 0 2	1	1	(J1) ← (A)
Clock operation	CMCK	1	0	1	0	0	1	1	0	1	0	2 9 A	1	1	Ceramic resonator selected
	CRCK	1	0	1	0	0	1	1	0	1	1	2 9 B	1	1	RC oscillator selected
	TAMR	1	0	0	1	0	1	0	0	1	0	2 5 2	1	1	(A) ← (MR)
	TMRA	1	0	0	0	0	1	0	1	1	0	2 1 6	1	1	(MR) ← (A)

Skip condition	Carry flag CY	Detailed description
<ul style="list-style-type: none"> – – – – – – – – – – 	<ul style="list-style-type: none"> – – – – – – – – – – 	<ul style="list-style-type: none"> Transfers the contents of key-on wakeup control register K0 to register A. Transfers the contents of register A to key-on wakeup control register K0 . Transfers the contents of key-on wakeup control register K1 to register A. Transfers the contents of register A to key-on wakeup control register K1. Transfers the contents of key-on wakeup control register K2 to register A. Transfers the contents of register A to key-on wakeup control register K2. Transfers the contents of register A to port output format control register FR0. Transfers the contents of register A to port output format control register FR1. Transfers the contents of register A to port output format control register FR2. Transfers the contents of register A to port output format control register FR3.
<ul style="list-style-type: none"> – – – 	<ul style="list-style-type: none"> – – – 	<ul style="list-style-type: none"> Transfers the contents of LCD control register L1 to register A. Transfers the contents of register A to LCD control register L1. Transfers the contents of register A to LCD control register L2.
<ul style="list-style-type: none"> – – – <p>V23 = 0: (SIOF) = 1</p> <ul style="list-style-type: none"> – – 	<ul style="list-style-type: none"> – – – – – 	<ul style="list-style-type: none"> Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of serial I/O register SI to register A. Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the contents of register A to the low-order 4 bits of serial I/O register SI. Clears (0) to SIOF flag and starts serial I/O. Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag. Transfers the contents of serial I/O control register J1 to register A. Transfers the contents of register A to serial I/O control register J1.
<ul style="list-style-type: none"> – – – – 	<ul style="list-style-type: none"> – – – – 	<ul style="list-style-type: none"> Selects the ceramic resonator for main clock, stops the on-chip oscillator (internal oscillator). Selects the RC oscillation circuit for main clock, stops the on-chip oscillator (internal oscillator). Transfers the contents of clock control register MR to register A. Transfers the contents of register A to clock control register MR.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
A/D conversion operation	TABAD	1	0	0	1	1	1	1	0	0	1	2 7 9	1	1	Q13 = 0: (B) ← (AD9-AD6) (A) ← (AD5-AD2) Q13 = 1: (B) ← (AD7-AD4) (A) ← (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2 4 9	1	1	(A3, A2) ← (AD1, AD0) (A1, A0) ← 0
	TADAB	1	0	0	0	1	1	1	0	0	1	2 3 9	1	1	(AD7-AD4) ← (B) (AD3-AD0) ← (A)
	ADST	1	0	1	0	0	1	1	1	1	1	2 9 F	1	1	(ADF) ← 0 A/D conversion starting
	SNZAD	1	0	1	0	0	0	0	1	1	1	2 8 7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: NOP
	TAQ1	1	0	0	1	0	0	0	1	0	0	2 4 4	1	1	(A) ← (Q1)
	TQ1A	1	0	0	0	0	0	0	1	0	0	2 0 4	1	1	(Q1) ← (A)
	TAQ2	1	0	0	1	0	0	0	1	0	1	2 4 5	1	1	(A) ← (Q2)
	TQ2A	1	0	0	0	0	0	0	1	0	1	2 0 5	1	1	(Q2) ← (A)
	TAQ3	1	0	0	1	0	0	0	1	1	0	2 4 6	1	1	(A) ← (Q3)
TQ3A	1	0	0	0	0	0	0	1	1	0	2 0 6	1	1	(Q3) ← (A)	
Other operation	NOP	0	0	0	0	0	0	0	0	0	0	0 0 0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0 0 2	1	1	Transition to clock operating mode
	POF2	0	0	0	0	0	0	1	0	0	0	0 0 8	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0 5 B	1	1	POF, POF2 instructions valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0 0 3	1	1	(P) = 1 ?
	WRST	1	0	1	0	1	0	0	0	0	0	2 A 0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0
	DWDT	1	0	1	0	0	1	1	1	0	0	2 9 C	1	1	Stop of watchdog timer function enabled
	RBK*	0	0	0	1	0	0	0	0	0	0	0 4 0	1	1	When TABP p instruction is executed, P6 ← 0
	SBK*	0	0	0	1	0	0	0	0	0	1	0 4 1	1	1	When TABP p instruction is executed, P6 ← 1
	SVDE	1	0	1	0	0	1	0	0	1	1	2 9 3	1	1	At power down mode, voltage drop detection circuit valid

Note: * (SBK, RBK) cannot be used in the M34524M8.

The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 95 in the M34524MC.

Skip condition	Carry flag CY	Detailed description
–	–	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
–	–	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
–	–	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
–	–	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	–	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
–	–	Transfers the contents of A/D control register Q1 to register A.
–	–	Transfers the contents of register A to A/D control register Q1.
–	–	Transfers the contents of A/D control register Q2 to register A.
–	–	Transfers the contents of register A to A/D control register Q2.
–	–	Transfers the contents of A/D control register Q3 to register A.
–	–	Transfers the contents of register A to A/D control register Q3.
–	–	No operation; Adds 1 to program counter value, and others remain unchanged.
–	–	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction.
–	–	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.
–	–	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	–	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	–	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
–	–	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
–	–	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
–	–	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
–	–	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode) when VDCE pin is "H".

INSTRUCTION CODE TABLE

D3-D0	Hex. notation	D9-D4																010000		011000	
		00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10-17	18-1F		
0000	0	NOP	BLA	SZB 0	BMLA	RBK**	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48*	BML	BML	BL	BL	BM	B		
0001	1	-	CLD	SZB 1	-	SBK**	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49*	BML	BML	BL	BL	BM	B		
0010	2	POF	-	SZB 2	-	-	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50*	BML	BML	BL	BL	BM	B		
0011	3	SNZP	INY	SZB 3	-	-	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51*	BML	BML	BL	BL	BM	B		
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52*	BML	BML	BL	BL	BM	B		
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53*	BML	BML	BL	BL	BM	B		
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54*	BML	BML	BL	BL	BM	B		
0111	7	SC	DEY	-	-	-	-	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55*	BML	BML	BL	BL	BM	B		
1000	8	POF2	AND	-	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56*	BML	BML	BL	BL	BM	B		
1001	9	-	OR	TDA	SNZ1	LZ 1	-	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57*	BML	BML	BL	BL	BM	B		
1010	A	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58*	BML	BML	BL	BL	BM	B		
1011	B	AMC	-	-	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59*	BML	BML	BL	BL	BM	B		
1100	C	TYA	CMA	-	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60*	BML	BML	BL	BL	BM	B		
1101	D	-	RAR	-	-	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61*	BML	BML	BL	BL	BM	B		
1110	E	TBA	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62*	BML	BML	BL	BL	BM	B		
1111	F	-	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63*	BML	BML	BL	BL	BM	B		

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The second word		
BL	1p	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1p	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

- ** (SBK and RBK instructions) cannot be used in the M34524M8.
- * cannot be used after the SBK instruction is executed in the M34524MC.
- A page referred by the TABP instruction can be switched by the SBK and RBK instructions in the M34524MC/ED.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 95 in the M34524MC.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 127 in the M34524ED.
(Ex. TABP 0 → TABP 64)
- The pages which can be referred by the TABP instruction after the RBK instruction is executed are 0 to 63.
- When the SBK instruction is not used, the pages which can be referred by the TABP instruction are 0 to 63.

INSTRUCTION CODE TABLE (continued)

D3–D0	Hex. notation	D9–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000
		20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F	
0000	0	–	TW3A	OP0A	T1AB	–	TAW6	IAP0	TAB1	SNZT1	–	WRST	TMA0	TAM0	XAM0	XAMI0	XAMD0	LXY	
0001	1	–	TW4A	OP1A	T2AB	–	–	IAP1	TAB2	SNZT2	–	–	TMA1	TAM1	XAM1	XAMI1	XAMD1	LXY	
0010	2	TJ1A	TW5A	OP2A	T3AB	TAJ1	TAMR	IAP2	TAB3	SNZT3	–	–	TMA2	TAM2	XAM2	XAMI2	XAMD2	LXY	
0011	3	–	TW6A	OP3A	T4AB	–	TAI1	IAP3	TAB4	SNZT4	SVDE	–	TMA3	TAM3	XAM3	XAMI3	XAMD3	LXY	
0100	4	TQ1A	TK1A	OP4A	–	TAQ1	TAI2	IAP4	–	SNZT5	–	–	TMA4	TAM4	XAM4	XAMI4	XAMD4	LXY	
0101	5	TQ2A	TK2A	–	TPSAB	TAQ2	TAI3	–	TABPS	–	–	–	TMA5	TAM5	XAM5	XAMI5	XAMD5	LXY	
0110	6	TQ3A	TMRA	–	–	TAQ3	TAK0	–	–	–	–	–	TMA6	TAM6	XAM6	XAMI6	XAMD6	LXY	
0111	7	–	TI1A	–	T4HAB	–	TAPU0	–	–	SNZADT	T4R4L	–	TMA7	TAM7	XAM7	XAMI7	XAMD7	LXY	
1000	8	–	TI2A	TFR0A	TSIAB	–	–	–	TABSI	SNZSI	–	–	TMA8	TAM8	XAM8	XAMI8	XAMD8	LXY	
1001	9	–	–	TFR1A	TADAB	TALA	TAK1	–	TABAD	–	–	–	TMA9	TAM9	XAM9	XAMI9	XAMD9	LXY	
1010	A	TL1A	TI3A	TFR2A	–	TAL1	TAK2	–	–	–	CMCK	TPAA	TMA10	TAM10	XAM10	XAMI10	XAMD10	LXY	
1011	B	TL2A	TK0A	TFR3A	TR3AB	TAW1	–	–	–	–	CRCK	–	TMA11	TAM11	XAM11	XAMI11	XAMD11	LXY	
1100	C	–	–	–	–	TAW2	–	–	–	RCP	DWDT	–	TMA12	TAM12	XAM12	XAMI12	XAMD12	LXY	
1101	D	TLCA	–	TPU0A	–	TAW3	–	–	–	SCP	–	–	TMA13	TAM13	XAM13	XAMI13	XAMD13	LXY	
1110	E	TW1A	–	TPU1A	–	TAW4	TAPU1	–	–	–	SST	–	TMA14	TAM14	XAM14	XAMI14	XAMD14	LXY	
1111	F	TW2A	–	–	TR1AB	TAW5	–	–	–	–	ADST	–	TMA15	TAM15	XAM15	XAMI15	XAMD15	LXY	

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked “–.”

The codes for the second word of a two-word instruction are described below.

	The second word
BL	1p paaa aaaa
BML	1p paaa aaaa
BLA	1p pp00 pppp
BMLA	1p pp00 pppp
SEA	00 0111 nnnn
SZD	00 0010 1011

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4524 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 25 shows the product of built-in PROM version. Figure 75 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 25 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34524EDFP	16384 words	512 words	64P6N-A	One Time PROM [shipped in blank]




Fig. 75 Pin configuration of built-in PROM version

(1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 26. Contact addresses at the end of this data sheet for the appropriate PROM programmer.

- Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 76.

(2) Notes on handling

- ① A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version shipped in blank, Renesas Technology corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 77 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

Table 26 Programming adapter

Part number	Name of Programming Adapter
M34524EDFP	PCA7448




Fig. 76 PROM memory map




Fig. 77 Flow of writing and test of the product shipped in blank

CHAPTER 2

APPLICATION

- 2.1 I/O pins
- 2.2 Interrupts
- 2.3 Timers
- 2.4 A/D converter
- 2.5 Serial I/O
- 2.6 LCD function
- 2.7 Reset
- 2.8 Voltage drop detection circuit
- 2.9 Power down
- 2.10 Oscillation circuit

2.1 I/O pins

The 4524 Group has twenty-eight I/O pins and three output pins.

Port P2 is also used as analog input pins AIN0–AIN3.

Port P3 is also used as analog input pins AIN4–AIN7.

Ports D4–D6 are also used as Serial I/O pins SIN, SOUT, SCK.

Port D7 is also used as CNTR0 I/O pin.

Port D8 is also used as INT0 input pin.

Port D9 is also used as INT1 input pin.

Port C is also used as CNTR1 I/O pin.

This section describes each port I/O function, related registers, application example using each port function and notes.

2.1.1 I/O ports

(1) Port P0

Port P0 is a 4-bit I/O port.

Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU0.

● Input

In the following conditions, the pin state of port P0 is transferred as input data to register A when the **IAP0** instruction is executed.

- Set bit FR00 or bit FR01 of register FR0 to “0” according to the port to be used.
- Set the output latch of specified port P0i (i=0, 1, 2 or 3) to “1” with the **OP0A** instruction.

If FR00 or FR01 is “0” and the output latch is “0”, “0” is output to specified port P0.

If FR00 or FR01 is “1”, the output latch value is output to specified port P0.

● Output

The contents of register A is set to the output latch with the **OP0A** instruction, and is output to port P0.

N-channel open-drain or CMOS can be selected as the output structure of port P0 in 2 bits unit by setting FR00 or FR01.

(2) Port P1

Port P1 is a 4-bit I/O port.

Port P1 has the key-on wakeup function which turns ON/OFF with register K1 and pull-up transistor which turns ON/OFF with register PU1.

● Input

In the following conditions, the pin state of port P1 is transferred as input data to register A when the **IAP1** instruction is executed.

- Set bit FR02 or bit FR03 of register FR0 to “0” according to the port to be used.
- Set the output latch of specified port P1i (i=0, 1, 2 or 3) to “1” with the **OP1A** instruction.

If FR02 or FR03 is “0” and the output latch is “0”, “0” is output to specified port P1.

If FR02 or FR03 is “1”, the output latch value is output to specified port P1.

● Output

The contents of register A is set to the output latch with the **OP1A** instruction, and is output to port P1.

N-channel open-drain or CMOS can be selected as the output structure of port P1 in 2 bits unit by setting FR02 or FR03.

(3) Port P2

Port P2 is a 4-bit I/O port.

P20–P23 are also used as analog input pins AIN0–AIN3.

● Input

In the following condition, the pin state of port P2 is transferred as input data to register A when the **IAP2** instruction is executed.

- Set the output latch of specified port P2i (i=0, 1, 2 or 3) to “1” with the **OP2A** instruction. If the output latch is “0”, “0” is output to specified port P2.

● Output

The contents of register A is set to the output latch with the **OP2A** instruction, and is output to port P2.

The output structure is an N-channel open-drain.

Note: Ports P20–P23 are used as input/output port P2, set the corresponding bit of register Q2 to “0”.

(4) Port P3

Port P3 is a 4-bit I/O port.

P30–P33 are also used as analog input pins AIN4–AIN7.

● Input

In the following condition, the pin state of port P3 is transferred as input data to register A when the **IAP3** instruction is executed.

- Set the output latch of specified port P3i (i=0, 1, 2 or 3) to “1” with the **OP3A** instruction. If the output latch is “0”, “0” is output to specified port P3.

● Output

The contents of register A is set to the output latch with the **OP3A** instruction, and is output to port P3.

The output structure is an N-channel open-drain.

Note: Ports P30–P33 are used as input/output port P3, set the corresponding bit of register Q3 to “0”.

(5) Port P4

Port P4 is a 4-bit I/O port.

● Input

In the following conditions, the pin state of port P4 is transferred as input data to register A when the **IAP4** instruction is executed.

- Set bit i (i=0,1,2 or 3) of register FR3 to “0” according to the port to be used.
- Set the output latch of specified port P4i (i=0, 1, 2 or 3) to “1” with the **OP4A** instruction. If FR3i is “0” and the output latch is “0”, “0” is output to specified port P4. If FR3i is “1”, the output latch value is output to specified port P4.

● Output

The contents of register A is set to the output latch with the **OP4A** instruction, and is output to port P4.

N-channel open-drain or CMOS can be selected as the output structure of port P4 in 1 bit unit by setting register FR3.

(6) Port D

Ports D0–D7 are eight independent I/O ports, and ports D8 and D9 are two independent output ports. Ports D4–D6 are also used as Serial I/O pins SIN, SOUT, SCK. Port D7 is also used as CNTR0 I/O pin. Port D8 is also used as INT0 input pin. Port D9 is also used as INT1 input pin. Also, as for INT0 and INT1, its key-on wakeup function is switched to ON/OFF by the register K20 and K22.

■ Input/output of port D

Each pin of port D has an independent 1-bit wide I/O function. For I/O of ports D0–D7 and output of D8 and D9, select one of port D with the register Y of the data pointer first.

● Input

The pin state of port D can be obtained with the **SZD** instruction.

In the following conditions, if the pin state of port Dj (j=0, 1, 2, 3, 4, 5, 6 or 7) is “0” when the **SZD** instruction is executed, the next instruction is skipped. If it is “1” when the **SZD** instruction is executed, the next instruction is executed.

- Set bit i (i=0,1,2 or 3) of register FR1 or FR2 to “0” according to the port to be used.
- Set the output latch of specified port Dj to “1” with the **SD** instruction.

If FR1i or FR2i is “0” and the output latch is “0”, “0” is output to specified port D.

If FR1i or FR2i is “1”, the output latch value is output to specified port D.

● Output

Set the output level to the output latch with the **SD**, **CLD** and **RD** instructions.

The state of pin enters the high-impedance state when the **SD** instruction is executed.

All port D enter the high-impedance state or “H” level state when the **CLD** instruction is executed.

The state of pin becomes “L” level when the **RD** instruction is executed.

N-channel open-drain or CMOS can be selected as the output structure of ports D0–D7 in 1 bit unit by setting registers FR1, FR2.

The output structure of ports D8 and D9 is N-channel open-drain.

- Notes**
- 1: When the **SD** and **RD** instructions are used, do not set “10102” or more to register Y.
 - 2: Port D4 is also used as serial I/O pin SIN. Accordingly, when using port D4, set bit 1 (J11) and bit 0 (J10) of register J1 to “002” or “012.”
 - 3: Port D5 is also used as serial I/O pin SOUT. Accordingly, when using port D5, set bit J11 and bit J10 to “002” or “102.”
 - 4: Port D6 is also used as serial I/O pin SCK. Accordingly, when using port D6, set bit J11 and bit J10 to “002.” Also, set bit J13 and bit J12 to “002”, “012” or “102.”
 - 5: Port D7 is also used as CNTR0 pin. Accordingly, when using port D7, set bit 0 (W60) of register W6 to “0.”

(7) Port C

Port C is a 1-bit output port. Port C is also used as CNTR0 pin.

■ Output**● Data output from port C**

Set the output level to the output latch with the **SCP** and **RCP** instructions.

The state of pin becomes “H” level when the **SCP** instruction is executed.

The state of pin becomes “L” level when the **RCP** instruction is executed.

The output structure is CMOS.

Note: Port C is also used as CNTR1.

Accordingly, when using port C, set bit W31 and bit W30 to “002”, “012” or “102.” Also, set bit W43 and bit W61 to “0.”

2.1.2 Related registers

(1) Timer control register W3

Table 2.1.1 shows the timer control register W3.

Set the contents of this register through register A with the **TW3A** instruction.

The contents of register W3 is transferred to register A with the **TAW3** instruction.

Table 2.1.1 Timer control register W3

Timer control register W3		at reset : 00002	at power down : state retained	R/W	
W33	Timer 3 count auto-stop circuit selection bit (Note 2)	0	Timer 3 count auto-stop circuit not selected		
		1	Timer 3 count auto-stop circuit selected		
W32	Timer 3 control bit	0	Stop (state retained)		
		1	Operating		
W31	Timer 3 count source selection bits (Note 3)	W31	W30	Count source	
		0	0	PWM signal (PWMOUT)	
0		1	Prescaler output (ORCLK)		
W30		1	0	Timer 2 underflow signal (T2UDF)	
	1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

3: Port C output is invalid when CNTR1 input is selected for the timer 3 count source.

4: When setting the port, W33–W32 are not used.

(2) Timer control register W4

Table 2.1.2 shows the timer control register W4.

Set the contents of this register through register A with the **TW4A** instruction.

The contents of register W4 is transferred to register A with the **TAW4** instruction.

Table 2.1.2 Timer control register W4

Timer control register W4		at reset : 00002	at power down : state retained	R/W
W43	CNTR1 output control bit	0	CNTR1 output invalid	
		1	CNTR1 output valid	
W42	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid	
		1	PWM signal "H" interval expansion function valid	
W41	Timer 4 control bit	0	Stop (state retained)	
		1	Operating	
W40	Timer 4 count source selection bit	0	XIN input	
		1	Prescaler output (ORCLK) divided by 2	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, W42–W40 are not used.

(3) Timer control register W6

Table 2.1.3 shows the timer control register W6.

Set the contents of this register through register A with the **TW6A** instruction.

The contents of register W6 is transferred to register A with the **TAW6** instruction.

Table 2.1.3 Timer control register W6

Timer control register W6		at reset : 00002	at power down : state retained	R/W
W63	Timer LC control bit	0	Stop (state retained)	
		1	Operating	
W62	Timer LC count source selection bit	0	Bit 4 (T54) of timer 5	
		1	Prescaler output (ORCLK)	
W61	CNTR1 output auto-control circuit selection bit	0	CNTR1 output auto-control circuit not selected	
		1	CNTR1 output auto-control circuit selected	
W60	D7/CNTR0 pin function selection bit (Note 2)	0	D7(I/O)/CNTR0 input	
		1	CNTR0 input/output/D7 (input)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.

3: When setting the port, W63–W62 are not used.

(4) Serial I/O control register J1

Table 2.1.4 shows the serial I/O control register J1.

Set the contents of this register through register A with the **TJ1A** instruction.

The contents of register J1 is transferred to register A with the **TAJ1** instruction.

Table 2.1.4 Serial I/O control register J1

Serial I/O control register J1		at reset : 00002		at power down : state retained	R/W
J13	Serial I/O synchronous clock selection bits	J13	J12	Synchronous clock	
		0	0	Instruction clock (INSTCK) divided by 8	
		0	1	Instruction clock (INSTCK) divided by 4	
		1	0	Instruction clock (INSTCK) divided by 2	
J12		1	1	External clock (SCK input)	
J11	Serial I/O port function selection bits	J11	J10	Port function	
		0	0	D6, D5, D4 selected/SCK, SOUT, SIN not selected	
		0	1	SCK, SOUT, D4 selected/D6, D5, SIN not selected	
		1	0	SCK, D5, SIN selected/D6, SOUT, D4 not selected	
J10		1	1	SCK, SOUT, SIN selected/D6, D5, D4 not selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, J13–J12 are not used.

(5) A/D control register Q2

Table 2.1.5 shows the A/D control register Q2.

Set the contents of this register through register A with the **TQ2A** instruction.

The contents of register Q2 is transferred to register A with the **TAQ2** instruction.

Table 2.1.5 A/D control register Q2

AD control register Q2		at reset : 00002		at power down : state retained	R/W
Q23	P23/AIN3 pin function selection bit	0	P23		
		1	AIN3		
Q22	P22/AIN2 pin function selection bit	0	P22		
		1	AIN2		
Q21	P21/AIN1 pin function selection bit	0	P21		
		1	AIN1		
Q20	P20/AIN0 pin function selection bit	0	P20		
		1	AIN0		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN3–AIN0, set register Q1 after setting register Q2.

(6) A/D control register Q3

Table 2.1.6 shows the A/D control register Q3.

Set the contents of this register through register A with the **TQ3A** instruction.

The contents of register Q3 is transferred to register A with the **TAQ3** instruction.

Table 2.1.6 A/D control register Q3

AD control register Q3		at reset : 00002		at power down : state retained	R/W
Q33	P33/AIN7 pin function selection bit	0	P33		
		1	AIN7		
Q32	P32/AIN6 pin function selection bit	0	P32		
		1	AIN6		
Q31	P31/AIN5 pin function selection bit	0	P31		
		1	AIN5		
Q30	P30/AIN4 pin function selection bit	0	P30		
		1	AIN4		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN7–AIN4, set register Q1 after setting register Q3.

(7) Pull-up control register PU0

Table 2.1.7 shows the pull-up control register PU0.

Set the contents of this register through register A with the **TPU0A** instruction.

The contents of register PU0 is transferred to register A with the **TAPU0** instruction.

Table 2.1.7 Pull-up control register PU0

Pull-up control register PU0		at reset : 00002	at power down : state retained	R/W
PU03	Port P03	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU02	Port P02	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU01	Port P01	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU00	Port P00	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	

Note: “R” represents read enabled, and “W” represents write enabled.

(8) Pull-up control register PU1

Table 2.1.8 shows the pull-up control register PU1.

Set the contents of this register through register A with the **TPU1A** instruction.

The contents of register PU1 is transferred to register A with the **TAPU1** instruction.

Table 2.1.8 Pull-up control register PU1

Pull-up control register PU1		at reset : 00002	at power down : state retained	R/W
PU13	Port P13	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU12	Port P12	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU11	Port P11	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU10	Port P10	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	

Note: “R” represents read enabled, and “W” represents write enabled.

(9) Port output structure control register FR0

Table 2.1.9 shows the port output structure control register FR0.

Set the contents of this register through register A with the **TFR0A** instruction.

Table 2.1.9 Port output structure control register FR0

Port output structure control register FR0		at reset : 0000z	at power down : state retained	W
FR03	Ports P12, P13 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR02	Ports P10, P11 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR01	Ports P02, P03 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR00	Ports P01, P00 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Note: "W" represents write enabled.

(10) Port output structure control register FR1

Table 2.1.10 shows the port output structure control register FR1.

Set the contents of this register through register A with the **TFR1A** instruction.

Table 2.1.10 Port output structure control register FR1

Port output structure control register FR1		at reset : 0000z	at power down : state retained	W
FR13	Port D3 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR12	Port D2 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR11	Port D1 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR10	Port D0 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Note: "W" represents write enabled.

(11) Port output structure control register FR2

Table 2.1.11 shows the port output structure control register FR2.

Set the contents of this register through register A with the **TFR2A** instruction.

Table 2.1.11 Port output structure control register FR2

Port output structure control register FR2		at reset : 0000z	at power down : state retained	W
FR23	Port D7/CNTR0 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR22	Port D6/SCK output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR21	Port D5/SOUT output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR20	Port D4/SIN output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Note: "W" represents write enabled.

(12) Port output structure control register FR3

Table 2.1.12 shows the port output structure control register FR3.

Set the contents of this register through register A with the **TFR3A** instruction.

Table 2.1.12 Port output structure control register FR3

Port output structure control register FR3		at reset : 0000z	at power down : state retained	W
FR33	Port P43 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR32	Port P42 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR31	Port P41 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR30	Port P40 output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Note: "W" represents write enabled.

(13) Key-on wakeup control register K0

Table 2.1.13 shows the key-on wakeup control register K0.

Set the contents of this register through register A with the **TK0A** instruction.

The contents of register K0 is transferred to register A with the **TAK0** instruction.

Table 2.1.13 Key-on wakeup control register K0

Key-on wakeup control register K0		at reset : 00002	at power down : state retained	R/W
K03	Port P03	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K02	Port P02	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K01	Port P01	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K00	Port P00	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	

Note: “R” represents read enabled, and “W” represents write enabled.

(14) Key-on wakeup control register K1

Table 2.1.14 shows the key-on wakeup control register K1.

Set the contents of this register through register A with the **TK1A** instruction.

The contents of register K1 is transferred to register A with the **TAK1** instruction.

Table 2.1.14 Key-on wakeup control register K1

Key-on wakeup control register K1		at reset : 00002	at power down : state retained	R/W
K13	Port P13	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K12	Port P12	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K11	Port P11	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K10	Port P10	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	

Note: “R” represents read enabled, and “W” represents write enabled.

(15) Key-on wakeup control register K2

Table 2.1.15 shows the key-on wakeup control register K2.

Set the contents of this register through register A with the **TK2A** instruction.

The contents of register K2 is transferred to register A with the **TAK2** instruction.

Table 2.1.15 Key-on wakeup control register K2

Key-on wakeup control register K2		at reset : 0000z	at power down : state retained	R/W
K23	INT1 pin return condition selection bit	0	Return by level	
		1	Return by edge	
K22	INT1 pin key-on wakeup control bit	0	Key-on wakeup invalid	
		1	Key-on wakeup valid	
K21	INT0 pin return condition selection bit	0	Returned by level	
		1	Returned by edge	
K20	INT0 pin key-on wakeup control bit	0	Key-on wakeup invalid	
		1	Key-on wakeup valid	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, K22 and K23 are not used.

2.1.3 Port application examples

(1) Key input by key scan

Key matrix can be set up by connecting keys externally because port D output structure is an N-channel open-drain and port P0 has the pull-up resistor.

Outline: The connecting required external part is just keys.

Specifications: Port D is used to output "L" level and port P0 is used to input 16 keys.

Figure 2.1.1 shows the key input and Figure 2.1.2 shows the key input timing.




Fig. 2.1.1 Key input by key scan




Fig. 2.1.2 Key scan input timing

2.1.4 Notes on use

(1) Note when ports P0, P1, P4 and D0–D7 are used as an input port

In the following conditions, the pin state of port P0, P1, P4 or D0–D7 is transferred as input data to register A when the corresponding input instruction is executed.

- Set bit i ($i=0, 1, 2$ or 3) of register FR0, FR1, FR2 or FR3 to “0” according to the port to be used.
- Set the output latch of the specified port to “1” with the corresponding output instruction.

If bit i of FR0, FR1, FR2 or FR3 is “0” and the output latch is set to “0,” “0” is output to specified port.

If bit i of FR0, FR1, FR2 or FR3 is “1”, the output latch value is output to specified port.

(2) Note when ports P2 and P3 are used as an input port

In the following condition, the pin state of port P2 or P3 is transferred as input data to register A when the **IAP2** or **IAP3** instruction is executed.

- Set the output latch of specified port P2 i or P3 i ($i=0, 1, 2$ or 3) to “1” with the **OP2A** or **OP3A** instruction.

If the output latch is “0”, “0” is output to specified port P2 or P3.

(3) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the VSS line and the VDD line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.

The CNVSS pin is also used as the VPP pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNVSS/VPP pin to VSS through an approximate 5 k Ω resistor which is connected to the CNVSS/VPP pin at the shortest distance.

(4) Multifunction

- Be careful that the output of ports D8 and D9 can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports D4–D6 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D7 can be used even when input of CNTR0 pin is selected.
- Be careful that the input of port D7 can be used even when output of CNTR0 pin is selected.
- Be careful that the “H” output of port C can be used even when output of CNTR1 pin is selected.

(5) Connection of unused pins

Table 2.1.16 shows the connections of unused pins.

(6) SD, RD, SZD instructions

When the **SD** and **RD** instructions are used, do not set “10102” or more to register Y.

When the **SZD** instructions is used, do not set “10002” or more to register Y.

(7) Port D8/INT0 pin

When the power down mode is used by clearing the bit 3 of register I1 to “0” and setting the input of INT0 pin to be disabled, be careful about the following note.

- When the input of INT0 pin is disabled (register I13 = “0”), clear bit 0 of register K2 to “0” to invalidate the key-on wakeup before system goes into the power down mode.

(8) Port D9/INT1 pin

When the power down mode is used by clearing the bit 3 of register I2 to “0” and setting the input of INT1 pin to be disabled, be careful about the following note.

- When the input of INT1 pin is disabled (register I23 = “0”), clear bit 2 of register K2 to “0” to invalidate the key-on wakeup before system goes into the power down mode.

Table 2.1.16 Connections of unused pins

Pin	Connection	Usage condition
XIN	Connect to Vss.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.) (Note 1) Sub-clock input is selected for system clock (MR0=1). (Note 2)
XOUT	Open.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.) (Note 1) RC oscillator is selected (CRCK instruction is executed) External clock input is selected for main clock (CMCK instruction is executed). (Note 3) Sub-clock input is selected for system clock (MR0=1). (Note 2)
XCIN	Connect to Vss.	Sub-clock is not used.
XCOUT	Open.	Sub-clock is not used.
D0–D3	Open.	—————
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 4)
D4/SIN	Open.	SIN pin is not selected.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D5/SOUT	Open.	—————
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D6/Sck	Open.	Sck pin is not selected.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D7/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D8/INT0	Open.	“0” is set to output latch.
	Connect to Vss.	—————
D9/INT1	Open.	“0” is set to output latch.
	Connect to Vss.	—————
C/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.
P00–P03	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5) The pull-up function is not selected. (Note 4) The key-on wakeup function is not selected. (Note 4)
P10–P13	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5) The pull-up function is not selected. (Note 4) The key-on wakeup function is not selected. (Note 4)
P20/AIN0– P23/AIN3	Open.	—————
	Connect to Vss.	—————
P30/AIN4– P33/AIN7	Open.	—————
	Connect to Vss.	—————
P40–P43	Open.	—————
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 4)
COM0–COM3	Open.	—————
VLC3/SEG0	Open.	SEG0 pin is selected.
VLC2/SEG1	Open.	SEG1 pin is selected.
VLC1/SEG2	Open.	SEG2 pin is selected.
SEG3–SEG19	Open.	—————

Notes 1: When the CMCK and CRCK instructions are not executed, the internal oscillation (on-chip oscillator) is selected for main clock.

2: When sub-clock (XCIN) input is selected (MR0 = 1) for the system clock by setting “1” to bit 1 (MR1) of clock control register MR, main clock is stopped.

3: Select the ceramic resonance by executing the CMCK instruction to use the external clock input for the main clock.

4: Be sure to select the output structure of ports D0–D3 and P40–P43 and the pull-up function and key-on wakeup function of P00–P03 and P10–P13 with every one port. Set the corresponding bits of registers for each port.

5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.

(Note when connecting unused pins to Vss or VDD)

● Connect the unused pins to Vss or VDD using the thickest wire at the shortest distance against noise.

2.2 Interrupts

The 4524 Group has eight interrupt sources : external (INT0, INT1), timer 1, timer 2, timer 3, timer 5, A/D and timer 4 or serial I/O.

This section describes individual types of interrupts, related registers, application examples using interrupts and notes.

2.2.1 Interrupt functions

(1) External 0 interrupt (INT0)

The interrupt request occurs by the change of input level of INT0 pin.

The interrupt valid waveform can be selected by the bits 1 and 2, and the INT0 pin input is controlled by the bit 3 of the interrupt control register I1.

■ External 0 interrupt INT0 processing

- When the interrupt is used

The interrupt occurrence is enabled when the bit 0 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 0 interrupt occurs, the interrupt processing is executed from address 0 in page 1.

- When the interrupt is not used

The interrupt is disabled and the **SNZ0** instruction is valid when the bit 0 of register V1 is set to "0."

(2) External 1 interrupt (INT1)

The interrupt request occurs by the change of input level of INT1 pin.

The interrupt valid waveform can be selected by the bits 1 and 2, and the INT1 pin input is controlled by the bit 3 of the interrupt control register I2.

■ External 1 interrupt INT1 processing

- When the interrupt is used

The interrupt occurrence is enabled when the bit 1 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 1 interrupt occurs, the interrupt processing is executed from address 2 in page 1.

- When the interrupt is not used

The interrupt is disabled and the **SNZ1** instruction is valid when the bit 1 of register V1 is set to "0."

(3) Timer 1 interrupt

The interrupt request occurs by the timer 1 underflow.

■ Timer 1 interrupt processing

- When the interrupt is used

The interrupt occurrence is enabled when the bit 2 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 1 interrupt occurs, the interrupt processing is executed from address 4 in page 1.

- When the interrupt is not used

The interrupt is disabled and the **SNZT1** instruction is valid when the bit 2 of register V1 is set to "0."

(4) Timer 2 interrupt

The interrupt request occurs by the timer 2 underflow.

■ Timer 2 interrupt processing

- When the interrupt is used
The interrupt occurrence is enabled when the bit 3 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 2 interrupt occurs, the interrupt processing is executed from address 6 in page 1.
- When the interrupt is not used
The interrupt is disabled and the **SNZT2** instruction is valid when the bit 3 of register V1 is set to "0."

(5) Timer 3 interrupt

The interrupt request occurs by the timer 3 underflow.

■ Timer 3 interrupt processing

- When the interrupt is used
The interrupt occurrence is enabled when the bit 0 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the timer 3 interrupt occurs, the interrupt processing is executed from address 8 in page 1.
- When the interrupt is not used
The interrupt is disabled and the **SNZT3** instruction is valid when the bit 0 of register V2 is set to "0."

(6) Timer 5 interrupt

The interrupt request occurs by the timer 5 underflow.

■ Timer 5 interrupt processing

- When the interrupt is used
The interrupt occurrence is enabled when the bit 1 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the timer 5 interrupt occurs, the interrupt processing is executed from address A in page 1.
- When the interrupt is not used
The interrupt is disabled and the **SNZT5** instruction is valid when the bit 1 of register V2 is set to "0."

(7) A/D interrupt

The interrupt request occurs by the completion of A/D conversion.

■ A/D interrupt processing

- When the interrupt is used
The interrupt occurrence is enabled when the bit 2 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the A/D interrupt occurs, the interrupt processing is executed from address C in page 1.
- When the interrupt is not used
The interrupt is disabled and the **SNZAD** instruction is valid when the bit 2 of register V2 is set to "0."

(8) Timer 4 interrupt

The interrupt request occurs by the timer 4 underflow.

■ Timer 4 interrupt processing

- When the interrupt is used
The interrupt occurrence is enabled when the bit 3 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the timer 4 interrupt occurs, the interrupt processing is executed from address E in page 1.
- When the interrupt is not used
The interrupt is disabled and the **SNZT4** instruction is valid when the bit 3 of register V2 is set to "0."

(9) Serial I/O interrupt

The interrupt request occurs by the completion of serial I/O transmit/receive. However, set the timer 4, serial I/O interrupt source selection bit (I30) to "1."

■ Serial I/O interrupt processing

- When the interrupt is used
The interrupt occurrence is enabled when the bit 3 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the serial I/O interrupt occurs, the interrupt processing is executed from address E in page 1.
- When the interrupt is not used
The interrupt is disabled and the **SNZSI** instruction is valid when the bit 3 of register V2 is set to "0."

2.2.2 Related registers

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable.

Interrupts are enabled when INTE flag is set to "1" with the **EI** instruction and disabled when INTE flag is cleared to "0" with the **DI** instruction.

When any interrupt occurs while the INTE flag is "1", the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the **EI** instruction is executed.

Note: The interrupt enabled with the **EI** instruction is performed after the **EI** instruction and one more instruction.

(2) Interrupt request flag

The activated condition for each interrupt is examined. Each interrupt request flag is set to "1" when the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt enable bit.

Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

(3) Interrupt control register V1

Table 2.2.1 shows the interrupt control register V1.

Set the contents of this register through register A with the **TV1A** instruction.

In addition, the **TAV1** instruction can be used to transfer the contents of register V1 to register A.

Table 2.2.1 Interrupt control register V1

Interrupt control register V1		at reset : 00002	at power down : 00002	R/W
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)	
V11	External 1 interrupt enable bit	0	Interrupt disabled (SNZ1 instruction is valid)	
		1	Interrupt enabled (SNZ1 instruction is invalid) (Note 2)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the **NOP** instruction.

(4) Interrupt control register V2

Table 2.2.2 shows the interrupt control register V2.

Set the contents of this register through register A with the **TV2A** instruction.

In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A.

Table 2.2.2 Interrupt control register V2

Interrupt control register V2		at reset : 0000 ₂	at power down : 0000 ₂	R/W
V2 ₃	Timer 4, serial I/O interrupt enable bit (Note 2)	0	Interrupt disabled (SNZT4 , SNZSI instruction is valid)	
		1	Interrupt enabled (SNZT4 , SNZSI instruction is invalid) (Note 3)	
V2 ₂	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)	
		1	Interrupt enabled (SNZAD instruction is invalid) (Note 3)	
V2 ₁	Timer 5 interrupt enable bit	0	Interrupt disabled (SNZT5 instruction is valid)	
		1	Interrupt enabled (SNZT5 instruction is invalid) (Note 3)	
V2 ₀	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid) (Note 3)	

Notes 1: “R” represents read enabled, and “W” represents write enabled.

2: Select the timer 4 interrupt or serial I/O interrupt by the timer 4, serial I/O interrupt source selection bit (I3₀).

3: These instructions are equivalent to the **NOP** instruction.

(5) Interrupt control register I1

Table 2.2.3 shows the interrupt control register I1.

Set the contents of this register through register A with the **TI1A** instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A.

Table 2.2.3 Interrupt control register I1

Interrupt control register I1		at reset : 0000 ₂	at power down : state retained	R/W
I1 ₃	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled	
		1	INT0 pin input enabled	
I1 ₂	Interrupt valid waveform for INT0 pin/return level selection bit (Note 2)	0	Falling waveform /“L” level (“L” level is recognized with the SNZIO instruction)	
		1	Rising waveform /“H” level (“H” level is recognized with the SNZIO instruction)	
I1 ₁	INT0 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I1 ₀	INT0 pin Timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Notes 1: “R” represents read enabled, and “W” represents write enabled.

2: When the contents of I1₂ and I1₃ are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the **SNZ0** instruction when the bit 0 (V1₀) of register V1 to “0”. In this time, set the **NOP** instruction after the **SNZ0** instruction, for the case when a skip is performed with the **SNZ0** instruction.

(6) Interrupt control register I2

Table 2.2.4 shows the interrupt control register I2.

Set the contents of this register through register A with the **TI2A** instruction.

In addition, the **TAI2** instruction can be used to transfer the contents of register I2 to register A.

Table 2.2.4 Interrupt control register I2

Interrupt control register I2		at reset : 00002	at power down : state retained	R/W
I23	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled	
		1	INT1 pin input enabled	
I22	Interrupt valid waveform for INT1 pin/return level selection bit (Note 2)	0	Falling waveform /"L" level ("L" level is recognized with the SNZ11 instruction)	
		1	Rising waveform /"H" level ("H" level is recognized with the SNZ11 instruction)	
I21	INT1 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I20	INT1 pin Timer 3 count start synchronous circuit selection bit	0	Timer 3 count start synchronous circuit not selected	
		1	Timer 3 count start synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set. Accordingly, clear EXF1 flag with the **SNZ1** instruction when the bit 1 (V11) of register V1 to "0". In this time, set the **NOP** instruction after the **SNZ1** instruction, for the case when a skip is performed with the **SNZ1** instruction.

(7) Interrupt control register I3

Table 2.2.5 shows the interrupt control register I3.

Set the contents of this register through register A with the **TI3A** instruction.

In addition, the **TAI3** instruction can be used to transfer the contents of register I3 to register A.

Table 2.2.5 Interrupt control register I3

Interrupt control register I3		at reset : 02	at power down : state retained	R/W
I30	Timer 4, serial I/O interrupt source selection bit	0	Timer 4 interrupt valid, serial I/O interrupt invalid	
		1	Serial I/O interrupt valid, timer 4 interrupt invalid	

Note: "R" represents read enabled, and "W" represents write enabled.

2.2.3 Interrupt application examples

(1) External 0 interrupt

The INT0 pin is used for external 0 interrupt, of which valid waveforms can be chosen, which can recognize the change of falling edge ("H"→"L"), rising edge ("L"→"H") and both edges ("H"→"L" or "L"→"H").

Outline: An external 0 interrupt can be used by dealing with the falling edge ("H"→"L"), rising edge ("L"→"H") and both edges ("H"→"L" or "L"→"H") as a trigger.

Specifications: An interrupt occurs by the change of an external signals edge ("H"→"L" or "L"→"H").

Figure 2.2.1 shows an operation example of an external 0 interrupt, and Figure 2.2.2 shows a setting example of an external 0 interrupt.

(2) External 1 interrupt

The INT1 pin is used for external 1 interrupt, of which valid waveforms can be chosen, which can recognize the change of falling edge ("H"→"L"), rising edge ("L"→"H") and both edges ("H"→"L" or "L"→"H").

Outline: An external 1 interrupt can be used by dealing with the falling edge ("H"→"L"), rising edge ("L"→"H") and both edges ("H"→"L" or "L"→"H") as a trigger.

Specifications: An interrupt occurs by the change of an external signals edge ("H"→"L" or "L"→"H").

Figure 2.2.3 shows an operation example of an external 1 interrupt, and Figure 2.2.4 shows a setting example of an external 1 interrupt.

(3) Timer 1 interrupt

Constant period interrupts by a setting value to timer 1 can be used.

Outline: The constant period interrupts by the timer 1 underflow signal can be used.

Specifications: Timer 1 divides the system clock frequency = 2.0 MHz, and the timer 1 interrupt occurs every 0.25 ms.

Figure 2.2.5 shows a setting example of the timer 1 constant period interrupt.

(4) Timer 2 interrupt

Constant period interrupts by a setting value to timer 2 can be used.

Outline: The constant period interrupts by the timer 2 underflow signal can be used.

Specifications: Timer 2 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 2 interrupt occurs every 1 ms.

Figure 2.2.6 shows a setting example of the timer 2 constant period interrupt.

(5) Timer 3 interrupt

Constant period interrupts by a setting value to timer 3 can be used.

Outline: The constant period interrupts by the timer 3 underflow signal can be used.

Specifications: Prescaler and timer 3 divide the system clock frequency = 4.0 MHz, and the timer 3 interrupt occurs every 1 ms.

Figure 2.2.7 shows a setting example of the timer 3 constant period interrupt.

(6) Timer 4 interrupt

Constant period interrupts by a setting value to timer 4 can be used.

Outline: The constant period interrupts by the timer 4 underflow signal can be used.

Specifications: Timer 4 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 4 interrupt occurs every 50 ms.

Figure 2.2.8 shows a setting example of the timer 4 constant period interrupt.

(7) Timer 5 interrupt

Timer 5 is a fixed dividing frequency timer. Constant period interrupts which count source is divided 2^{13} , 2^{14} , 2^{15} or 2^{16} can be used.

Outline: The constant period interrupts by the timer 5 underflow signal can be used.

Specifications: Timer 5 divides the sub-clock frequency ($f(XCIN) = 32.768$ kHz), and the timer 5 interrupt occurs every 500 ms.

Figure 2.2.9 shows a setting example of the timer 5 constant period interrupt.




Fig. 2.2.1 External 0 interrupt operation example




Fig. 2.2.2 External 0 interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.




Fig. 2.2.3 External 1 interrupt operation example




Fig. 2.2.4 External 1 interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.




Fig. 2.2.5 Timer 1 constant period interrupt setting example




Fig. 2.2.6 Timer 2 constant period interrupt setting example




Fig. 2.2.7 Timer 3 constant period interrupt setting example




Fig. 2.2.8 Timer 4 constant period interrupt setting example




Fig. 2.2.9 Timer 5 constant period interrupt setting example

2.2.4 Notes on use

(1) Setting of INT0 interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of D8/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 2 of register I1 is changed.

(2) Setting of INT0 pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of D8/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 3 of register I1 is changed.

(3) Setting of INT1 interrupt valid waveform

Set a value to the bit 2 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of D9/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 2 of register I2 is changed.

(4) Setting of INT1 pin input control

Set a value to the bit 3 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of D9/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 3 of register I2 is changed.

(5) Multiple interrupts

Multiple interrupts cannot be used in the 4524 Group.

(6) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(7) D8/INT0 pin

When the external interrupt input pin INT0 is used, set the bit 3 of register I1 to "1".

Even in this case, port D8 output function is valid.

Also, the EXF0 flag is set to "1" when bit 3 of register I1 is set to "1" by input of a valid waveform (valid waveform causing external 0 interrupt) even if it is used as an output port D8.

(8) D9/INT1 pin

When the external interrupt input pin INT1 is used, set the bit 3 of register I2 to "1".

Even in this case, port D9 output function is valid.

Also, the EXF1 flag is set to "1" when bit 3 of register I2 is set to "1" by input of a valid waveform (valid waveform causing external 1 interrupt) even if it is used as an output port D9.

(9) POF instruction, POF2 instruction

When the **POF** or **POF2** instruction is executed continuously after the **EPOF** instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the **POF** or **POF2** instruction.

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction continuously.

2.3 Timers

The 4524 Group has four 8-bit timers (each has a reload register), a 4-bit timer and a 16-bit fixed dividing frequency timer which has the watchdog timer function.

This section describes individual types of timers, related registers, application examples using timers and notes.

2.3.1 Timer functions

(1) Timer 1

■ Timer operation

(Timer 1 has the timer 1 count start trigger function from D8/INT0 pin input)

(2) Timer 2

■ Timer operation

(3) Timer 3

■ Timer operation

(Timer 3 has the timer 3 count start trigger function from D9/INT1 pin input)

(4) Timer 4

■ Timer operation

(Timer 4 has the PWM output function)

(5) Timer 5 (16-bit timer)

■ Timer operation

(Timer 5 has the function to return from the clock operating mode (**POF** instruction execution))

(6) Timer LC

■ LCD clock generating

(7) 16-bit timer

■ Watchdog function

Watchdog timer provides a method to reset the system when a program run-away occurs.

System operates after it is released from reset. When the timer count value underflows, the WDF1 flag is set to "1." Then, if the **WRST** instruction is never executed until timer WDT counts 65534, WDF2 flag is set to "1," and system reset occurs.

When the **DWDT** instruction and the **WRST** instruction are executed continuously, the watchdog timer function is invalid.

The **WRST** instruction has the skip function. When the **WRST** instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

2.3.2 Related registers

(1) Interrupt control register V1

Table 2.3.1 shows the interrupt control register V1.

Set the contents of this register through register A with the **TV1A** instruction.

In addition, the **TAV1** instruction can be used to transfer the contents of register V1 to register A.

Table 2.3.1 Interrupt control register V1

Interrupt control register V1		at reset : 00002	at power down : 00002	R/W
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)	
V11	External 1 interrupt enable bit	0	Interrupt disabled (SNZ1 instruction is valid)	
		1	Interrupt enabled (SNZ1 instruction is invalid) (Note 2)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the **NOP** instruction.

3: When timer is used, V11 and V10 are not used.

(2) Interrupt control register V2

Table 2.3.2 shows the interrupt control register V2.

Set the contents of this register through register A with the **TV2A** instruction.

In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A.

Table 2.3.2 Interrupt control register V2

Interrupt control register V2		at reset : 00002	at power down : 00002	R/W
V23	Timer 4, serial I/O interrupt enable bit	0	Interrupt disabled (SNZT4 , SNZSI instruction is valid)	
		1	Interrupt enabled (SNZT4 , SNZSI instruction is invalid) (Note 3)	
V22	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)	
		1	Interrupt enabled (SNZTAD instruction is invalid) (Note 3)	
V21	Timer 5 interrupt enable bit	0	Interrupt disabled (SNZT5 instruction is valid)	
		1	Interrupt enabled (SNZT5 instruction is invalid) (Note 3)	
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid) (Note 3)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the **NOP** instruction.

3: When timer is used, V21 is not used.

(3) Interrupt control register I3

Table 2.3.3 shows the interrupt control register I3.

Set the contents of this register through register A with the **TI3A** instruction.

In addition, the **TAI3** instruction can be used to transfer the contents of register I3 to register A.

Table 2.3.3 Interrupt control register I3

Interrupt control register I3		at reset : 02		at power down : state retained	R/W
I30	Timer 4, serial I/O interrupt source selection bit	0	Timer 4 interrupt valid, serial I/O interrupt invalid		
		1	Serial I/O interrupt valid, timer 4 interrupt invalid		

Note: “R” represents read enabled, and “W” represents write enabled.

(4) Timer control register PA

Table 2.3.4 shows the timer control register PA.

Set the contents of this register through register A with the **TPAA** instruction.

Table 2.3.4 Timer control register PA

Timer control register PA		at reset : 02		at power down : state retained	W
PA0	Prescaler control bit	0	Stop (state initialized)		
		1	Operating		

Note: “W” represents write enabled.

(5) Timer control register W1

Table 2.3.5 shows the timer control register W1.

Set the contents of this register through register A with the **TW1A** instruction.

In addition, the **TAW1** instruction can be used to transfer the contents of register W1 to register A.

Table 2.3.5 Timer control register W1

Timer control register W1		at reset : 00002		at power down : state retained	R/W
W13	Timer 1 count auto-stop circuit control bit (Note 2)	0	Timer 1 count auto-stop circuit not selected		
		1	Timer 1 count auto-stop circuit selected		
W12	Timer 1 control bit	0	Stop (state retained)		
		1	Operating		
W11	Timer 1 count source selection bits	W11	W10	Count source	
		0	0	Instruction clock (INSTCK)	
W10	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)	
		1	0	Timer 5 underflow signal (T5UDF)	
		1	1	CNTR0 input	

Notes 1: “R” represents read enabled, and “W” represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10=“1”).

(6) Timer control register W2

Table 2.3.6 shows the timer control register W2.

Set the contents of this register through register A with the **TW2A** instruction.

In addition, the **TAW2** instruction can be used to transfer the contents of register W2 to register A.

Table 2.3.6 Timer control register W2

Timer control register W2		at reset : 0000 ₂		at power down : state retained	R/W
W2 ₃	CNTR0 output selection bit	0	Timer 1 underflow signal divided by 2 output		
		1	Timer 2 underflow signal divided by 2 output		
W2 ₂	Timer 2 control bit	0	Stop (state retained)		
		1	Operating		
W2 ₁	Timer 2 count source selection bits	W2 ₁	W2 ₀	Count source	
		0	0	System clock (STCK)	
W2 ₀		0	1	Prescaler output (ORCLK)	
		1	0	Timer 1 underflow signal (T1UDF)	
		1	1	PWM signal (PWMOUT)	

Note: “R” represents read enabled, and “W” represents write enabled.

(7) Timer control register W3

Table 2.3.7 shows the timer control register W3.

Set the contents of this register through register A with the **TW3A** instruction.

In addition, the **TAW3** instruction can be used to transfer the contents of register W3 to register A.

Table 2.3.7 Timer control register W3

Timer control register W3		at reset : 0000 ₂		at power down : state retained	R/W
W3 ₃	Timer 3 count auto-stop circuit control bit (Note 2)	0	Timer 3 count auto-stop circuit not selected		
		1	Timer 3 count auto-stop circuit selected		
W3 ₂	Timer 3 control bit	0	Stop (state retained)		
		1	Operating		
W3 ₁	Timer 3 count source selection bits (Note 3)	W3 ₁	W3 ₀	Count source	
		0	0	PWM signal (PWMOUT)	
W3 ₀		0	1	Prescaler output (ORCLK)	
		1	0	Timer 2 underflow signal (T2UDF)	
		1	1	CNTR1 input	

Notes 1: “R” represents read enabled, and “W” represents write enabled.

2: This function is valid only when the timer 3 count start synchronous circuit is selected (I2₀="1").

3: Port C output is invalid when CNTR1 input is selected for the timer 3 count source.

(8) Timer control register W4

Table 2.3.8 shows the timer control register W4.

Set the contents of this register through register A with the **TW4A** instruction.

In addition, the **TAW4** instruction can be used to transfer the contents of register W4 to register A.

Table 2.3.8 Timer control register W4

Timer control register W4		at reset : 0000 ₂	at power down : 0000 ₂	R/W
W43	CNTR1 output control bit	0	CNTR1 output invalid	
		1	CNTR1 output valid	
W42	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid	
		1	PWM signal "H" interval expansion function valid	
W41	Timer 4 control bit	0	Stop (state retained)	
		1	Operating	
W40	Timer 4 count source selection bit	0	XIN input	
		1	Prescaler output (ORCLK) divided by 2	

Note: "R" represents read enabled, and "W" represents write enabled.

(9) Timer control register W5

Table 2.3.9 shows the timer control register W5.

Set the contents of this register through register A with the **TW5A** instruction.

In addition, the **TAW5** instruction can be used to transfer the contents of register W5 to register A.

Table 2.3.9 Timer control register W5

Timer control register W5		at reset : 0000 ₂	at power down : state retained	R/W
W53	Not used	0	This bit has no function, but read/write is enabled.	
		1		
W52	Timer 5 control bit	0	Stop (state initialized)	
		1	Operating	
W51	Timer 5 count value selection bits	W51	W50	Count value
		0	0	Underflow occurs every 8192 counts
W50	Timer 5 count value selection bits	0	1	Underflow occurs every 16384 counts
		1	0	Underflow occurs every 32768 counts
		1	1	Underflow occurs every 65536 counts

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When timer is used, W53 is not used.

(10) Timer control register W6

Table 2.3.10 shows the timer control register W6.

Set the contents of this register through register A with the **TW6A** instruction.

In addition, the **TAW6** instruction can be used to transfer the contents of register W6 to register A.

Table 2.3.10 Timer control register W6

Timer control register W6		at reset : 0000z	at power down : state retained	R/W
W63	Timer LC control bit	0	Stop (state retained)	
		1	Operating	
W62	Timer LC count source selection bit	0	Bit 4 (T54) of timer 5	
		1	Prescaler output (ORCLK)	
W61	CNTR1 output auto-control circuit selection bit	0	CNTR1 output auto-control circuit not selected	
		1	CNTR1 output auto-control circuit selected	
W60	D7/CNTR0 pin function selection bit (Note 2)	0	D7(I/O)/CNTR0 input	
		1	CNTR0 input/output/D7 (input)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.

2.3.3 Timer application examples

(1) Timer operation: measurement of constant period

The constant period by the setting timer count value can be measured.

Outline: The constant period by the timer 1 underflow signal can be measured.

Specifications: Timer 1 and prescaler divide the system clock frequency $f(XIN) = 4.0$ MHz, and the timer 1 interrupt request occurs every 3 ms.

Figure 2.3.4 shows the setting example of the constant period measurement.

(2) CNTR0 output operation: buzzer output

Outline: Square wave output from timer 2 can be used for buzzer output.

Specifications: 4 kHz square wave is output from the CNTR0 pin at system clock frequency $f(XIN) = 4.0$ MHz. Also, timer 2 interrupt occurs simultaneously.

Figure 2.3.1 shows the peripheral circuit example, and Figure 2.3.5 shows the setting example of CNTR0 output.




Fig. 2.3.1 Peripheral circuit example

(3) CNTR0 input operation: event count

Outline: Count operation can be performed by using the signal (rising waveform) input from CNTR0 pin as the event.

Specifications: The low-frequency pulse from external as the timer 1 count source is input to CNTR0 pin, and the timer 1 interrupt request occurs every 100 counts.

Figure 2.3.6 shows the setting example of CNTR0 input.

(4) Timer operation: timer start by external input

Outline: The constant period can be measured by external input.

Specifications: Timer 3 operates by INT1 input as a trigger and an interrupt occurs after 1 ms.

Figure 2.3.7 shows the setting example of timer start.

(5) CNTR1 output control: PWM output control

Outline: The PWM output from CNTR1 pin can be performed by timer 4.

Specifications: Timer 4 divides the main clock frequency $f(XIN) = 4.0$ MHz and the waveform, which "H" period is $0.875 \mu\text{s}$ of the $1.875 \mu\text{s}$ PWM periods, is output from CNTR1 pin.

Figure 2.3.2 shows the timer 4 operation and Figure 2.3.8 shows the setting example of PWM output control.

(6) Timer operation: constant period counter by timer 5

Constant period time by the timer count value can be measured.

Outline: A clock with high accuracy can be set up by using a 32.768 kHz quartz-crystal oscillator.

Specifications: Timer 5 divides the sub-clock frequency $f(XCIN) = 32.768$ kHz and timer 5 interrupt occurs every 250 ms.

Figure 2.3.9 shows the setting example of constant period counter by timer 5.




Fig. 2.3.2 Timer 4 operation

(7) Watchdog timer

Watchdog timer provides a method to reset the system when a program run-away occurs.

Accordingly, when the watchdog timer function is set to be valid, execute the **WRST** instruction at a certain period which consists of 16-bit timers' 65534 counts or less (execute **WRST** instruction at less than 65534 machine cycles).

Outline: Execute the **WRST** instruction in 16-bit timer's 65534 counts at the normal operation. If a program runs incorrectly, the **WRST** instruction is not executed and system reset occurs.

Specifications: System clock frequency $f(XIN) = 4.0 \text{ MHz}$ is used, and program run-away is detected by executing the **WRST** instruction in 49 ms.

Figure 2.3.3 shows the watchdog timer function, and Figure 2.3.10 shows the example of watchdog timer.




Fig. 2.3.3 Watchdog timer function




Fig. 2.3.4 Constant period measurement setting example




Fig. 2.3.5 CNTR0 output setting example




Fig. 2.3.6 CNTR0 input setting example

However, specify the pulse width input to CNTR0 pin, CNTR1 pin. Refer to section "3.1 Electrical characteristics" for the timer external input period condition.




Fig. 2.3.7 Timer start by external input setting example




Fig. 2.3.8 PWM output control setting example




Fig. 2.3.9 Constant period counter by timer 5 setting example




Fig. 2.3.10 Watchdog timer setting example

2.3.4 Notes on use

(1) Prescaler

Stop counting and then execute the **TABPS** instruction to read from prescaler data.
Stop counting and then execute the **TPSAB** instruction to set prescaler data.

(2) Count source

Stop timer 1, 2, 3, 4 or LC counting to change its count source.

(3) Reading the count values

Stop timer 1, 2, 3 or 4 counting and then execute the **TAB1**, **TAB2**, **TAB3** or **TAB4** instruction to read its data.

(4) Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the **T1AB**, **T2AB**, **T3AB**, **T4AB** or **TLCA** instruction to write its data.

(5) Writing to reload register R1, reload register R3 and reload register R4H

When writing data to reload register R1 while timer 1 is operating respectively, avoid a timing when timer 1 underflows.

When writing data to reload register R3 while timer 3 is operating respectively, avoid a timing when timer 3 underflows.

When writing data to reload register R4H while timer 4 is operating respectively, avoid a timing when timer 4 underflows.

(6) Timer 4

- Avoid a timing when timer 4 underflows to stop timer 4.
- When "H" interval extension function of the PWM signal is set to be "valid", set "0116" or more to reload register R4H.

(7) Timer 5

Stop timer 5 counting to change its count source.

(8) Timer input/output pin

- Set the port C output latch to "0" to output the PWM signal from C/CNTR1 pin.

(9) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction, the **WRST** instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the power down state.
- When the watchdog timer function and power down function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system enters into the power down state.

(10) Pulse width input to CNTR0 pin, CNTR1 pin

Refer to section "3.1 Electrical characteristics" for rating value of pulse width input to CNTR0 pin, CNTR1 pin.

2.4.1 Related registers

(1) Interrupt control register V2

Table 2.4.1 shows the interrupt control register V2.

Set the contents of this register through register A with the **TV2A** instruction.

In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A.

Table 2.4.1 Interrupt control register V2

Interrupt control register V2		at reset : 0000 ₂		at power down : 0000 ₂		R/W
V2 ₃	Timer 4, serial I/O interrupt enable bit (Note 2)	0	Interrupt disabled (SNZT4 , SNZSI instruction is valid)			
		1	Interrupt enabled (SNZT4 , SNZSI instruction is invalid) (Note 3)			
V2 ₂	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)			
		1	Interrupt enabled (SNZAD instruction is invalid) (Note 3)			
V2 ₁	Timer 5 interrupt enable bit	0	Interrupt disabled (SNZT5 instruction is valid)			
		1	Interrupt enabled (SNZT5 instruction is invalid) (Note 3)			
V2 ₀	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)			
		1	Interrupt enabled (SNZT3 instruction is invalid) (Note 3)			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: Select the timer 4 interrupt or serial I/O interrupt by the timer 4, serial I/O interrupt source selection bit (I3₀).

3: These instructions are equivalent to the **NOP** instruction.

4: When setting the A/D converter, V2₃, V2₁ and V2₀ are not used.

(2) A/D control register Q1

Table 2.4.2 shows the A/D control register Q1.

Set the contents of this register through register A with the **TQ1A** instruction.

In addition, the **TAQ1** instruction can be used to transfer the contents of register Q1 to register A.

Table 2.4.2 A/D control register Q1

A/D control register Q1		at reset : 0000 ₂			at power down : state retained		R/W
Q13	A/D operation mode control bit	0		A/D conversion mode			
		1		Comparator mode			
Q12	Analog input pin selection bits	Q12	Q11	Q10	Analog input pins		
		0	0	0	AIN0		
0		0	1	AIN1			
Q11		0	1	0	AIN2		
		0	1	1	AIN3		
Q10		1	0	0	AIN4		
		1	0	1	AIN5		
		1	1	0	AIN6		
		1	1	1	AIN7		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select AIN₇–AIN₀, set register Q1 after setting register Q2, Q3.

(3) A/D control register Q2

Table 2.4.3 shows the A/D control register Q2.

Set the contents of this register through register A with the **TQ2A** instruction.

The contents of register Q2 is transferred to register A with the **TAQ2** instruction.

Table 2.4.3 A/D control register Q2

AD control register Q2		at reset : 0000 ₂		at power down : state retained	R/W
Q2 ₃	P2 ₃ /A _{IN3} pin function selection bit	0	P2 ₃		
		1	A _{IN3}		
Q2 ₂	P2 ₂ /A _{IN2} pin function selection bit	0	P2 ₂		
		1	A _{IN2}		
Q2 ₁	P2 ₁ /A _{IN1} pin function selection bit	0	P2 ₁		
		1	A _{IN1}		
Q2 ₀	P2 ₀ /A _{IN0} pin function selection bit	0	P2 ₀		
		1	A _{IN0}		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select A_{IN3}–A_{IN0}, set register Q1 after setting register Q2.

(4) A/D control register Q3

Table 2.4.4 shows the A/D control register Q3.

Set the contents of this register through register A with the **TQ3A** instruction.

The contents of register Q3 is transferred to register A with the **TAQ3** instruction.

Table 2.4.4 A/D control register Q3

AD control register Q3		at reset : 0000 ₂		at power down : state retained	R/W
Q3 ₃	P3 ₃ /A _{IN7} pin function selection bit	0	P3 ₃		
		1	A _{IN7}		
Q3 ₂	P3 ₂ /A _{IN6} pin function selection bit	0	P3 ₂		
		1	A _{IN6}		
Q3 ₁	P3 ₁ /A _{IN5} pin function selection bit	0	P3 ₁		
		1	A _{IN5}		
Q3 ₀	P3 ₀ /A _{IN4} pin function selection bit	0	P3 ₀		
		1	A _{IN4}		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: In order to select A_{IN7}–A_{IN4}, set register Q1 after setting register Q3.

2.4.2 A/D converter application examples**(1) A/D conversion mode**

Outline: Analog input signal from a sensor can be converted into digital values.

Specifications: Analog voltage values from a sensor is converted into digital values by using a 10-bit successive comparison method. Use the A_{IN0} pin for this analog input.

Figure 2.4.2 shows the A/D conversion mode setting example.




Fig. 2.4.2 A/D conversion mode setting example

2.4.3 Notes on use

(1) Note when the A/D conversion starts again

When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 μF) to analog input pins.

Figure 2.4.3 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 2.4.4. In addition, test the application products sufficiently.




Fig. 2.4.3 Analog input external circuit example-1




Fig. 2.4.4 Analog input external circuit example-2

(3) Notes for the use of A/D conversion 2

Do not change the operating mode of the A/D converter by bit 3 of register Q1 during A/D conversion (A/D conversion mode and comparator mode).

(4) Notes for the use of A/D conversion 3

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode (refer to Figure 2.4.5①).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag to "0".




Fig. 2.4.5 A/D converter operating mode program example

(5) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(6) Analog input pins

When P20/AIN0–P23/AIN3, P30/AIN4–P33/AIN7 are set to pins for analog input, they cannot be used as I/O ports P2 and P3.

(7) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(8) Recommended operating conditions when using A/D converter

The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.

Table 2.4.5 shows the recommended operating conditions when using A/D converter.

Table 2.4.5 Recommended operating conditions (when using A/D converter)

Parameter	Condition	Limits			Unit
		Min.	Typ.	Max.	
System clock frequency (at ceramic resonance) (Note 2)	VDD = 4.0 to 5.5 V (through mode)	0.1		6.0	MHz
	VDD = 2.7 to 5.5 V (through mode)	0.1		4.4	
	VDD = 2.7 to 5.5 V (Frequency/2 mode)	0.1		3.0	
	VDD = 2.7 to 5.5 V (Frequency/4 mode)	0.1		1.5	
	VDD = 2.7 to 5.5 V (Frequency/8 mode)	0.1		0.7	
System clock frequency (at RC oscillation) (Note 2)	VDD = 2.7 to 5.5 V (through mode)	0.1		4.4	MHz
	VDD = 2.7 to 5.5 V (Frequency/2 mode)	0.1		2.2	
	VDD = 2.7 to 5.5 V (Frequency/4 mode)	0.1		1.1	
	VDD = 2.7 to 5.5 V (Frequency/8 mode)	0.1		0.5	
System clock frequency (ceramic resonance selected, at external clock input)	VDD = 4.0 to 5.5 V (through mode)	0.1		4.8	MHz
	VDD = 2.7 to 5.5 V (through mode)	0.1		3.2	
	VDD = 2.7 to 5.5 V (Frequency/2 mode)	0.1		2.4	
	VDD = 2.7 to 5.5 V (Frequency/4 mode)	0.1		1.2	
	VDD = 2.7 to 5.5 V (Frequency/8 mode)	0.1		0.6	

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

2.5 Serial I/O

The 4524 Group has a clock-synchronous serial I/O which can be used to transmit and receive 8-bit data. This section describes serial I/O functions, related registers, application examples using serial I/O and notes.

2.5.1 Carrier functions

Serial I/O consists of the serial I/O register SI, serial I/O control register J1, serial I/O transmit/receive completion flag SIOF and serial I/O counter.

A clock-synchronous serial I/O uses the shift clock generated by the clock control circuit as a synchronous clock. Accordingly, the data transmit and receive operations are synchronized with this shift clock.

In transmit operation, data is transmitted bit by bit from the SOUT pin synchronously with the falling edges of the shift clock.

In receive operation, data is received bit by bit from the SIN pin synchronously with the rising edges of the shift clock.

Note: 4524 Group only supports LSB-first transmit and receive.

■ Shift clock

When using the internal clock of 4524 Group as a synchronous clock, eight shift clock pulses are output from the SCK pin when a transfer operation is started. Also, when using some external clock as a synchronous clock, the clock that is input from the Sck pin is used as the shift clock.

■ Data transfer rate (baudrate)

When using the internal clock, the data transfer rate can be determined by selecting the instruction clock divided by 2, 4 or 8.

When using an external clock, the clock frequency input to the Sck pin determines the data transfer rate.

Figure 2.5.1 shows the serial I/O block diagram.




Fig. 2.5.1 Serial I/O block diagram

2.5.2 Related registers

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the **TSIAB** instruction.

Also, the low-order 4 bits of register SI is transferred to register A, and the high-order 4 bits of register SI is transferred to register B with the **TABSI** instruction.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmit or receive operation completes. The state of SIOF flag can be examined with the skip instruction (**SNZSI**).

(3) Interrupt control register V2

Table 2.5.1 shows the interrupt control register V2.

Set the contents of this register through register A with the **TV2A** instruction.

In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A.

Table 2.5.1 Interrupt control register V2

Interrupt control register V2		at reset : 0000 ₂	at power down : 0000 ₂	R/W
V2 ₃	Timer 4, serial I/O interrupt enable bit (Note 2)	0	Interrupt disabled (SNZT4 , SNZSI instruction is valid)	
		1	Interrupt enabled (SNZT4 , SNZSI instruction is invalid) (Note 3)	
V2 ₂	A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)	
		1	Interrupt enabled (SNZAD instruction is invalid) (Note 3)	
V2 ₁	Timer 5 interrupt enable bit	0	Interrupt disabled (SNZT5 instruction is valid)	
		1	Interrupt enabled (SNZT5 instruction is invalid) (Note 3)	
V2 ₀	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid) (Note 3)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: Select the timer 4 interrupt or serial I/O interrupt by the timer 4, serial I/O interrupt source selection bit (I3₀).

3: These instructions are equivalent to the **NOP** instruction.

4: When setting the Serial I/O, V2₃, V2₁ and V2₀ are not used.

(4) Interrupt control register I3

Table 2.5.2 shows the interrupt control register I3.

Set the contents of this register through register A with the **TI3A** instruction.

In addition, the **TAI3** instruction can be used to transfer the contents of register I3 to register A.

Table 2.5.2 Interrupt control register I3

Interrupt control register I3		at reset : 0 ₂	at power down : state retained	R/W
I3 ₀	Timer 4, serial I/O interrupt source selection bit	0	Timer 4 interrupt valid, serial I/O interrupt invalid	
		1	Serial I/O interrupt valid, timer 4 interrupt invalid	

Note: "R" represents read enabled, and "W" represents write enabled.

(5) Serial I/O mode register J1

Table 2.5.3 shows the serial I/O mode register J1.

Set the contents of this register through register A with the **TJ1A** instruction.

In addition, the **TAJ1** instruction can be used to transfer the contents of register J1 to register A.

Table 2.5.3 Serial I/O mode register J1

Serial I/O control register J1		at reset : 0000 ₂		at power down : state retained	R/W
J1 ₃ J1 ₂	Serial I/O synchronous clock selection bits	J1 ₃	J1 ₂	Synchronous clock	
		0	0	Instruction clock (INSTCK) divided by 8	
		0	1	Instruction clock (INSTCK) divided by 4	
		1	0	Instruction clock (INSTCK) divided by 2	
		1	1	External clock (S _{CK} input)	
J1 ₁ J1 ₀	Serial I/O port function selection bits	J1 ₁	J1 ₀	Port function	
		0	0	D ₆ , D ₅ , D ₄ selected/S _{CK} , S _{OUT} , S _{IN} not selected	
		0	1	S _{CK} , S _{OUT} , D ₄ selected/D ₆ , D ₅ , S _{IN} not selected	
		1	0	S _{CK} , D ₅ , S _{IN} selected/D ₆ , S _{OUT} , D ₄ not selected	
		1	1	S _{CK} , S _{OUT} , S _{IN} selected/D ₆ , D ₅ , D ₄ not selected	

Note: "R" represents read enabled, and "W" represents write enabled.

2.5.3 Operation description

Figure 2.5.2 shows the serial I/O connection example, Figure 2.5.3 shows the serial I/O register state, and Figure 2.5.4 shows the serial I/O transfer timing.




Fig. 2.5.2 Serial I/O connection example




Fig. 2.5.3 Serial I/O register state when transfer




Fig. 2.5.4 Serial I/O transfer timing

The full duplex communication of master and slave is described using the connection example shown in Figure 2.5.2.

(1) Transmit/receive operation of master

- ① Set the transmit data to the serial I/O register SI with the **TSIAB** instruction.
When the **TSIAB** instruction is executed, the contents of register A are transferred to the low-order 4 bits of register SI and the contents of register B are transferred to the high-order 4 bits of register SI.
- ② Check whether the microcomputer on the slave side is ready to transmit/receive or not.
In the connection example in Figure 2.5.2, check that the input level of control signal is "L" level.
- ③ Start serial transmit/receive with the **SST** instruction.
When the **SST** instruction is executed, the serial I/O transmit/receive completion flag (SIOF) is cleared to "0."
- ④ The transmit data is output from the SOUT pin synchronously with the falling edges of the shift clock.
- ⑤ The transmit data is output bit by bit beginning with the LSB of register SI. Each time one bit is output, the contents of register SI is shifted one bit position toward the LSB.
- ⑥ Also, the receive data is input from the SIN pin synchronously with the rising edges of the shift clock.
- ⑦ The receive data is input bit by bit to the MSB of register SI.
- ⑧ A serial I/O interrupt request occurs when the transmit/receive data is completed, and the SIOF flag is set to "1."
- ⑨ The receive data is taken in within the serial I/O interrupt service routine; or the data is taken in after examining the completion of the transmit/receive operation with the **SNZSI** instruction without using an interrupt.
Also, the SIOF flag is cleared to "0" when an interrupt occurs or the **SNZSI** instruction is executed.

Notes 1: Repeat steps ① through ⑨ to transmit/receive multiple data in succession.

2: For the program on the master side, start to transmit the next data at the next timing (control signal turns "L"). Do not start to transmit the next data during the previous data transfer (control signal = "L").

(2) Transmit/receive operation of slave

- ① Set the transmit data into the serial I/O register SI with the **TSIAB** instruction.
When the **TSIAB** instruction is executed, the contents of register A are transferred to the low-order bits of register SI and the contents of register B are transferred to the high-order bits of register SI. At this time, the SCK pin must be at the “H” level.
- ② Start serial transmit/receive with the **SST** instruction. However, in Figure 2.5.2 where an external clock is selected, transmit/receive is not started until the clock is input. When the **SST** instruction is executed, the serial I/O transmit/receive completion flag (SIOF) is cleared to “0.”
- ③ The microcomputer on the master side is informed that the receiving side is ready to receive. In the connection example in Figure 2.5.2, the control signal “L” level is output.
- ④ The transmit data is output from the SOUT pin synchronously with the falling edges of the shift clock.
- ⑤ The transmit data is output bit by bit beginning with the LSB of register SI. Each time one bit is output, the contents of register SI are shifted to one bit position toward the LSB.
- ⑥ Also, the receive data is input from the SIN pin synchronously with the rising edges of the shift clock.
- ⑦ The receive data is input bit by bit to the MSB of register SI.
- ⑧ A serial I/O interrupt request occurs when the transmit/receive is completed, and the SIOF flag is set to “1.”
- ⑨ Read the receive data within the serial I/O interrupt service routine; or read the data after examining the completion of the transmit/receive operation with the **SNZSI** instruction without using an interrupt. Also, the SIOF flag is cleared to “0” when an interrupt occurs or the **SNZSI** instruction is executed.
- ⑩ Set the control signal pin level to “H” after the receive operation is completed.

Note: Repeat steps ① through ⑩ to transmit/receive multiple data in succession.

2.5.4 Serial I/O application example

(1) Serial I/O

Outline: The 4524 Group can communicate with peripheral ICs.

Specifications: Figure 2.5.2 Serial I/O connection example.

Figure 2.5.5 shows the setting example when a serial I/O interrupt of master side is not used, and Figure 2.5.6 shows the slave serial I/O setting example.




Fig. 2.5.5 Setting example when a serial I/O of master side is not used




Fig. 2.5.6 Setting example when a serial I/O interrupt of slave side is used

2.5.5 Notes on use

(1) Note when an external clock is used as a synchronous clock:

- An external clock is selected as the synchronous clock, the clock is not controlled internally.
- Serial transmit/receive is continued as long as an external clock is input. If an external clock is input 9 times or more and serial transmit/receive is continued, the receive data is transferred directly as transmit data, so that be sure to control the clock externally.
Note also that the SIOF flag is set to "1" when a clock is counted 8 times.
- Be sure to set the initial input level on the external clock pin to "H" level.
- Refer to section "3.1 Electrical characteristics" when using serial I/O with an external clock.

2.6 LCD function

The 4524 Group has an LCD (Liquid Crystal Display) controller/driver.

4 common signal output pins and 20 segment signal output pins can be used to drive the LCD. By using these pins, up to 80 segments (when 1/4 duty and 1/3 bias are selected) can be controlled to display.

This section describes the LCD operation description, related registers, application examples using the LCD and notes.

2.6.1 Operation description

(1) LCD duty and bias control

Table 2.6.1 shows the duty and maximum number of displayed pixels. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

The LCD power input pins (V_{LC1} – V_{LC3}) are also used as pins SEG₀–SEG₂. The internal power (V_{DD}) is used for the LCD power.

Table 2.6.1 Duty and maximum number of displayed pixels

Duty	Bias	Maximum number of displayed pixels	Used COM pins
1/2	1/2	40 segments	COM ₀ , COM ₁ (Note)
1/3	1/3	60 segments	COM ₀ –COM ₂ (Note)
1/4	1/3	80 segments	COM ₀ –COM ₃

Note: Leave unused COM pins open.




Fig. 2.6.1 LCD clock control circuit structure

(2) LCD drive timing

The LCD clock frequency (F) and frame frequency generating the LCD drive timing are shown below. Figure 2.6.1 shows the structure of the LCD clock circuit.

- When the prescaler output (ORCLK) is used for the timer LC count source ($W62 = "1"$)

$$F = \underbrace{\text{ORCLK}}_{\text{①}} \times \underbrace{\frac{1}{\text{LC} + 1}}_{\text{②}} \times \underbrace{\frac{1}{2}}_{\text{③}}$$

- When bit 4 (T5₄) of timer 5 is used for the timer LC count source ($W62 = "0"$)

$$F = \underbrace{T5_4}_{\text{①}} \times \underbrace{\frac{1}{\text{LC} + 1}}_{\text{②}} \times \underbrace{\frac{1}{2}}_{\text{③}}$$

The frame frequency for each display method can be obtained by the following formula.

$$\text{Frame frequency} = \frac{F}{n} \text{ (Hz)}$$

$$\text{Frame period} = \frac{n}{F} \text{ (s)}$$

[F: Frame frequency, 1/n: Duty]

(3) LCD display method

The 4524 Group has the LCD RAM area for the LCD display.

When "1" is written to a bit in the LCD RAM data, the display pixel which correspond to the bit automatically turns on.

Figure 2.6.2 shows the LCD RAM map.

Z	1												
X	12				13				14				
Y	Bits	3	2	1	0	3	2	1	0	3	2	1	0
8		SEG0	SEG0	SEG0	SEG0	SEG8	SEG8	SEG8	SEG8	SEG16	SEG16	SEG16	SEG16
9		SEG1	SEG1	SEG1	SEG1	SEG9	SEG9	SEG9	SEG9	SEG17	SEG17	SEG17	SEG17
10		SEG2	SEG2	SEG2	SEG2	SEG10	SEG10	SEG10	SEG10	SEG18	SEG18	SEG18	SEG18
11		SEG3	SEG3	SEG3	SEG3	SEG11	SEG11	SEG11	SEG11	SEG19	SEG19	SEG19	SEG19
12		SEG4	SEG4	SEG4	SEG4	SEG12	SEG12	SEG12	SEG12				
13		SEG5	SEG5	SEG5	SEG5	SEG13	SEG13	SEG13	SEG13				
14		SEG6	SEG6	SEG6	SEG6	SEG14	SEG14	SEG14	SEG14				
15		SEG7	SEG7	SEG7	SEG7	SEG15	SEG15	SEG15	SEG15				
COM		COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0

Note: The area marked " — " is not the LCD display RAM.

Fig. 2.6.2 LCD RAM map

2.6.2 Related registers**(1) LCD control register L1**

Table 2.6.2 shows the LCD control register L1.

Set the contents of this register through register A with the **TL1A** instruction. The **TAL1** instruction can be used to transfer the contents of register L1 to register A.

Table 2.6.2 LCD control register L1

LCD control register L1		at reset : 0000 ₂		at power down : state retained		R/W
L13	Internal dividing resistor for LCD power supply selection bit (Note 2)	0	2r × 3, 2r × 2			
		1	r × 3, r × 2			
L12	LCD on/off bit	0	Off			
		1	On			
L11	LCD duty and bias selection bits	L11	L10	Duty		Bias
		0	0	Not available		
		0	1	1/2		1/2
		1	0	1/3		1/3
L10		1	1	1/4		1/3

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

(2) LCD control register L2

Table 2.6.3 shows the LCD control register L2.

Set the contents of this register through register A with the **TL2A** instruction.

Table 2.6.3 LCD control register L2

LCD control register L2		at reset : 11112		at power down : state retained	W
L2 ₃	VLC3/SEG ₀ function switch bit (Note 2)	0	SEG ₀		
		1	VLC3		
L2 ₂	VLC2/SEG ₁ function switch bit (Note 3)	0	SEG ₁		
		1	VLC2		
L2 ₁	VLC1/SEG ₂ function switch bit (Note 3)	0	SEG ₂		
		1	VLC1		
L2 ₀	Internal dividing resistor for LCD power supply control bit	0	Internal dividing resistor valid		
		1	Internal dividing resistor invalid		

Notes 1: "W" represents write enabled.

2: VLC₃ is connected to V_{DD} internally when SEG₀ pin is selected.

3: Use internal dividing resistor when SEG₁ and SEG₂ pins are selected.

(3) Timer control register W6

Table 2.6.4 shows the timer control register W6.

Set the contents of this register through register A with the **TW6A** instruction.

In addition, the **TAW6** instruction can be used to transfer the contents of register W6 to register A.

Table 2.6.4 Timer control register W6

Timer control register W6		at reset : 0000 ₂		at power down : state retained	R/W
W6 ₃	Timer LC control bit	0	Stop (state retained)		
		1	Operating		
W6 ₂	Timer LC count source selection bit	0	Bit 4 (T5 ₄) of timer 5		
		1	Prescaler output (ORCLK)		
W6 ₁	CNTR1 output auto-control circuit selection bit	0	CNTR1 output auto-control circuit not selected		
		1	CNTR1 output auto-control circuit selected		
W6 ₀	D ₇ /CNTR0 pin function selection bit (Note 2)	0	D ₇ (I/O)/CNTR0 input		
		1	CNTR0 input/output/D ₇ (input)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.

3: When setting the LCD, W6₁, W6₀ are not used.

2.6.3 LCD application examples

(1) LCD display

LCD display function can be used to display 80 pixels (maximum 4 common X 20 segment).

Outline: LCD can be displayed easily by using the LCD display function.

Specifications: 1/4 duty and 1/3 bias LCD is displayed by using LCD display panel example. Bit 4 of timer 5 is used for the LCD clock source, the sub-clock $f(XCIN) = 32.768\text{ kHz}$ is used for the timer 5 clock source, and the frame frequency is set to 85.3 Hz.

Figure 2.6.3 shows the LCD display panel example, Figure 2.6.4 shows the segment assignment example, Figure 2.6.5 shows the LCD RAM assignment example, and Table 2.6.6 shows the initial setting example.




Fig. 2.6.3 LCD display panel example




Fig. 2.6.4 Segment assignment example

Z	1												
X	0				1				2				
Y	Bit	3	2	1	0	3	2	1	0	3	2	1	0
8		①-g	①-e	①-d	①-c	Start	①-f	①-b	①-a	We.	Tu.	Mo.	Su.
9		②-g	②-e	②-d	②-c	Stop	②-f	②-b	②-a	Every weeks	Sa.	Fr.	Tu.
10		③-g	③-f	③-d	③-c	.	③-f	③-b	③-a	BS	CH	EP	SP
11		④-g	④-e	④-d	④-c	Unused	④-f	④-b	④-a	Radio	P.M.	A.M.	Program
12		⑤-g	⑤-e	⑤-d	⑤-c	.	⑤-f	⑤-b	⑤-a				
13		⑥-g	⑥-e	⑥-d	⑥-c	Unused	⑥-f	⑥-b	⑥-a				
14		⑦-g	⑦-e	⑦-d	⑦-c	Unused	⑦-f	⑦-b	⑦-a				
15		⑧-g	⑧-e	⑧-d	⑧-c	Unused	⑧-f	⑧-b	⑧-a				
COM		COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0

Note: — LCD display RAM is not assigned.

Fig. 2.6.5 LCD RAM assignment example




Fig. 2.6.6 Initial setting example

2.6.4 Notes on use

(1) Timer LC count source

Stop timer LC counting to change timer LC count source.

(2) Writing to timer LC

Stop timer LC counting and then execute the data write instruction (**TLCA**).

(3) V_{LC3}/SEG_0 pin

When the V_{LC3} pin function is selected, apply voltage of $V_{LC3} < V_{DD}$ to the pin externally.

(4) V_{LC2}/SEG_1 pin, V_{LC1}/SEG_2 pin

- When the V_{LC2} pin and V_{LC1} pin functions are selected and the internal dividing resistor is not used; Apply voltage of $0 < V_{LC1} < V_{LC2} < V_{LC3}$ to these pins. Short the V_{LC2} pin and V_{LC1} pin at 1/2 bias.
- When SEG_1 and SEG_2 pin function is selected; Use the internal dividing resistor.

(5) LCD power circuit

Select the LCD power circuit suitable for LCD panel and evaluate the display state on the actual system.

2.7 Reset

System reset is performed by applying “L” level to the $\overline{\text{RESET}}$ pin for 1 machine cycle or more when the following conditions are satisfied:

- the value of supply voltage is the minimum value or more of the recommended operating conditions. Then when “H” level is applied to $\overline{\text{RESET}}$ pin, the program starts from address 0 in page 0 after elapsing of the internal oscillation stabilizing time (On-chip oscillator (internal oscillator) clock is counted for 5400 to 5424 times). Figure 2.7.2 shows the oscillation stabilizing time.

2.7.1 Reset circuit

The 4524 Group has the voltage drop detection circuit.

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input “L” level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.




Fig. 2.7.1 Structure of reset pin and its peripherals, and power-on reset operation




Fig. 2.7.2 Oscillation stabilizing time after system is released from reset

2.7.2 Internal state at reset

Figure 2.7.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than shown in Figure 2.7.3 are undefined, so that set them to initial values.

• Program counter (PC)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Address 0 in page 0 is set to program counter.		
• Interrupt enable flag (INTE)	0	(Interrupt disabled)
• Power down flag (P)	0	
• External 0 interrupt request flag (EXF0)	0	
• External 1 interrupt request flag (EXF1)	0	
• Interrupt control register V1	0 0 0 0	(Interrupt disabled)
• Interrupt control register V2	0 0 0 0	(Interrupt disabled)
• Interrupt control register I1	0 0 0 0	
• Interrupt control register I2	0 0 0 0	
• Interrupt control register I3	0	
• Timer 1 interrupt request flag (T1F)	0	
• Timer 2 interrupt request flag (T2F)	0	
• Timer 3 interrupt request flag (T3F)	0	
• Timer 4 interrupt request flag (T4F)	0	
• Timer 5 interrupt request flag (T5F)	0	
• Watchdog timer flags (WDF1, WDF2)	0	
• Watchdog timer enable flag (WEF)	1	
• Timer control register PA	0	(Prescaler stopped)
• Timer control register W1	0 0 0 0	(Timer 1 stopped)
• Timer control register W2	0 0 0 0	(Timer 2 stopped)
• Timer control register W3	0 0 0 0	(Timer 3 stopped)
• Timer control register W4	0 0 0 0	(Timer 4 stopped)
• Timer control register W5	0 0 0 0	(Timer 5 stopped)
• Timer control register W6	0 0 0 0	(Timer LC stopped)
• Clock control register MR	1 1 0 0	
• Serial I/O transmit/receive completion flag (SIOF)	0	
• Serial I/O mode register J1	0 0 0 0	(External clock selected, serial I/O port not selected)
• Serial I/O register SI	X X X X X X X X	
• A/D conversion completion flag (ADF)	0	
• A/D control register Q1	0 0 0 0	
• A/D control register Q2	0 0 0 0	
• A/D control register Q3	0 0 0 0	
• Successive approximation register AD ...	X X X X X X X X X X	
• Comparator register	X X X X X X X X	
• LCD control register L1	0 0 0 0	
• LCD control register L2	1 1 1 1	

"X" represents undefined.

Fig. 2.7.3 Internal state at reset

• Key-on wakeup control register K0	0 0 0 0
• Key-on wakeup control register K1	0 0 0 0
• Key-on wakeup control register K2	0 0 0 0
• Pull-up control register PU0	0 0 0 0
• Pull-up control register PU1	0 0 0 0
• Port output structure control register FR0	0 0 0 0
• Port output structure control register FR1	0 0 0 0
• Port output structure control register FR2	0 0 0 0
• Port output structure control register FR3	0 0 0 0
• Carry flag (CY)	0
• Register A	0 0 0 0
• Register B	0 0 0 0
• Register D	X X X
• Register E	X X X X X X X X
• Register X	0 0 0 0
• Register Y	0 0 0 0
• Register Z	X X
• Stack pointer (SP)	1 1 1
• Operation source clock	On-chip oscillator (operating)
• Ceramic resonator circuit	Operating
• RC oscillation circuit	Stop
• Quartz-crystal oscillator	Operating

"X" represents undefined.

Fig. 2.7.4 Internal state at reset

2.7.3 Notes on use

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.

Refer to section "3.1 Electrical characteristics" for the reset voltage of the recommended operating conditions.

2.8 Voltage drop detection circuit

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Figure 2.8.1 shows the voltage drop detection circuit, and Figure 2.8.2 shows the operation waveform example of the voltage drop detection circuit. Table 2.8.1 shows the voltage drop detection circuit operation state. Refer to section “3.1 Electrical characteristics” for the reset voltage of the voltage drop detection circuit.




Fig. 2.8.1 Voltage drop detection circuit




Fig. 2.8.2 Voltage drop detection circuit operation waveform example

Table 2.8.1 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At power down (SVDE instruction is not executed)	At power down (SVDE instruction is executed)
“L”	Invalid	Invalid	Invalid
“H”	Valid	Invalid	Valid

2.8.1 Note on use

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and re-goes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 2.8.3);

- supply voltage does not fall below to V_{RST} , and
- its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to V_{RST} and re-goes up after that.




Fig. 2.8.3 VDD and VRST

2.9 Power down

The 4524 Group has the clock operating mode and RAM back-up mode for the power down function. In this section, the state transition, each power down function related register and application example for the power down function are described.

Figure 2.9.1 shows the state transition.




Fig. 2.9.1 State transition

2.9.1 Power down mode

The system goes into power down mode when the **POF** or **POF2** instruction is executed immediately after the **EPOF** instruction is executed. Table 2.9.1 shows the function and state retained at power down mode. Also, Table 2.9.2 shows the return source from this state.

(1) Clock operating mode

The system goes into clock operating mode when the **POF** instruction is executed immediately after the **EPOF** instruction is executed.

As main clock oscillation (XIN-XOUT) and system clock stop with RAM, the state of reset circuit, sub-clock oscillation circuit (XCIN-XCOUT), LCD display and timer 5 retained, current dissipation can be reduced.

(2) RAM back-up mode

The system goes into RAM back-up mode when the **POF2** instruction is executed immediately after the **EPOF** instruction is executed.

As oscillation stops with RAM and the state of reset circuit retained, current dissipation can be reduced without losing the contents of RAM.

Table 2.9.1 Functions and states retained at power down mode

Function	Power down mode	
	Clock operating	RAM back-up
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	X	X
Contents of RAM	O	O
Interrupt control registers V1, V2	X	X
Interrupt control registers I1 to I3	O	O
Selected oscillation circuit	O	O
Clock control register MR	O	O
Timer 1 to timer 4 functions	(Note 3)	(Note 3)
Timer 5 function	O	O
Timer LC function	O	(Note 3)
Watchdog timer function	X (Note 4)	X (Note 4)
Timer control registers PA, W4	X	X
Timer control registers W1 to W3, W5, W6	O	O
Serial I/O function	X	X
Serial I/O control register J1	O	O
A/D function	X	X
A/D control registers Q1 to Q3	O	O
LCD display function	O	(Note 5)
LCD control registers L1, L2	O	O
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Pull-up control registers PU0, PU1	O	O
Key-on wakeup control registers K0 to K2	O	O
Port output format control registers FR0 to FR3	O	O
External interrupt request flags (EXF0, EXF1)	X	X
Timer interrupt request flags (T1F to T4F)	(Note 3)	(Note 3)
Timer interrupt request flag (T5F)	O	O
A/D conversion completion flag (ADF)	X	X
Serial I/O transmit/receive completion flag SIOF	X	X
Interrupt enable flag (INTE)	X	X
Watchdog timer flags (WDF1, WDF2)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)	X (Note 4)

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at power down, and set an initial value after returning.

- 2:** The stack pointer (SP) points the level of the stack register and is initialized to "7" at power down.
- 3:** The state of the timer is undefined.
- 4:** Initialize the watchdog timer flag WDF1 with the WRST instruction, and then go into the power down state.
- 5:** LCD is turned off.
- 6:** When the **SVDE** instruction is executed and the "H" level is applied to the VDCE pin, this function is valid at power down.
- 7:** In the power down mode, C/CNTR1 pin outputs "L" level. However, when the CNTR input is selected (W11, W10="11"), C/CNTR1 pin is in an input enabled state (output=high-impedance). Other ports retain their respective output levels.

Table 2.9.2 Return source and return condition

Return source	Return condition	Remarks
External wakeup signal	Ports P00–P03 Ports P10–P13	Return by an external “L” level input. The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to “H” level before going into the power down state.
	INT0 pin INT1 pin	Return by an external “H” level or “L” level input, or rising edge (“L”→“H”) or falling edge (“H”→“L”). When the return signal is input, the interrupt request flag (EXF0, EXF1) is not set to “1”. Select the return level (“L” level or “H” level) with register I1 (I2) and return condition (return by level or edge) with register K2 according to the external state before going into the power down state.
Timer 5 interrupt request flag (T5F)	Return by timer 5 underflow or by setting T5F to “1”. It can be used in the clock operating mode.	Clear T5F to “0” with the SNZT5 instruction before system goes into the power down state. When system goes into the power down state while T5F is “1”, system returns from the state immediately because it is recognized as return condition.

(3) Start condition identification


When system returns from both power down mode and reset, program is started from address 0 in page 0.

The start condition (warm start or cold start) can be identified by examining the state of the power down flag (P) with the **SNZP** instruction.

The warm start condition (Timer 5 or external wakeup signal) can be identified by examining the state of T5F flag with the **SNZT5** instruction.

Table 2.9.3 Start condition identification

	Start condition	P flag	Timer 5 interrupt request flag
Warm start	External wakeup signal input	1	0
	Timer 5 underflow	1	1
Cold start (Reset)	Reset pulse input to $\overline{\text{RESET}}$ pin	0	0
	Reset by watchdog timer		
	Reset by voltage drop detection circuit		

**Fig. 2.9.2 Start condition identified example**

2.9.2 Related registers

(1) Interrupt control register I1

Table 2.9.4 shows the interrupt control register I1.

Set the contents of this register through register A with the **T11A** instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A.

Table 2.9.4 Interrupt control register I1

Interrupt control register I1		at reset : 0000 ₂	at power down : state retained	R/W
I13	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled	
		1	INT0 pin input enabled	
I12	Interrupt valid waveform for INT0 pin/return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction)	
I11	INT0 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT0 pin Timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the **SNZ0** instruction when the bit 0 (V10) of register V1 to "0". In this time, set the **NOP** instruction after the **SNZ0** instruction, for the case when a skip is performed with the **SNZ0** instruction.

3: When setting the power down, I11–I10 are not used.

(2) Interrupt control register I2

Table 2.9.5 shows the interrupt control register I2.

Set the contents of this register through register A with the **T12A** instruction.

In addition, the **TAI2** instruction can be used to transfer the contents of register I2 to register A.

Table 2.9.5 Interrupt control register I2

Interrupt control register I2		at reset : 0000 ₂	at power down : state retained	R/W
I23	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled	
		1	INT1 pin input enabled	
I22	Interrupt valid waveform for INT1 pin/return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZ11 instruction)	
		1	Rising waveform/"H" level ("H" level is recognized with the SNZ11 instruction)	
I21	INT1 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I20	INT1 pin Timer 3 count start synchronous circuit selection bit	0	Timer 3 count start synchronous circuit not selected	
		1	Timer 3 count start synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set. Accordingly, clear EXF1 flag with the **SNZ1** instruction when the bit 1 (V11) of register V1 to "0". In this time, set the **NOP** instruction after the **SNZ1** instruction, for the case when a skip is performed with the **SNZ1** instruction.

3: When setting the power down, I21–I20 are not used.

(3) Clock control register MR

Table 2.9.6 shows the clock control register MR.

Set the contents of this register through register A with the **TMRA** instruction.

The contents of register MR is transferred to register A with the **TAMR** instruction.

Table 2.9.6 Clock control register MR

Clock control register MR		at reset : 1100z	at power down : state retained	R/W
MR3	Operation mode selection bits	MR3	MR2	Operation mode
		0	0	Through-mode (frequency not divided)
0		1	Frequency divided by 2 mode	
1		0	Frequency divided by 4 mode	
MR2		1	1	Frequency divided by 8 mode
MR1	Main clock oscillation circuit control bit	0	Main clock oscillation enabled	
		1	Main clock oscillation stop	
MR0	System clock selection bit	0	Main clock (f(XIN) or f(RING))	
		1	Sub-clock (f(XCIN))	

Note: “R” represents read enabled, and “W” represents write enabled.

(4) Pull-up control register PU0

Table 2.9.7 shows the pull-up control register PU0.

Set the contents of this register through register A with the **TPU0A** instruction.

The contents of register PU0 is transferred to register A with the **TAPU0** instruction.

Table 2.9.7 Pull-up control register PU0

Pull-up control register PU0		at reset : 0000z	at power down : state retained	R/W
PU03	Port P03 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU02	Port P02 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU01	Port P01 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU00	Port P00 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Note: “R” represents read enabled, and “W” represents write enabled.

(5) Pull-up control register PU1

Table 2.9.8 shows the pull-up control register PU1.

Set the contents of this register through register A with the **TPU1A** instruction.

The contents of register PU1 is transferred to register A with the **TAPU1** instruction.

Table 2.9.8 Pull-up control register PU1

Pull-up control register PU1		at reset : 00002	at power down : state retained	R/W
PU13	Port P13	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU12	Port P12	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU11	Port P11	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	
PU10	Port P10	0	Pull-up transistor OFF	
	pull-up transistor control bit	1	Pull-up transistor ON	

Note: “R” represents read enabled, and “W” represents write enabled.

(6) Key-on wakeup control register K0

Table 2.9.9 shows the key-on wakeup control register K0.

Set the contents of this register through register A with the **TK0A** instruction.

The contents of register K0 is transferred to register A with the **TAK0** instruction.

Table 2.9.9 Key-on wakeup control register K0

Key-on wakeup control register K0		at reset : 00002	at power down : state retained	R/W
K03	Port P03	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K02	Port P02	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K01	Port P01	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K00	Port P00	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	

Note: “R” represents read enabled, and “W” represents write enabled.

(7) Key-on wakeup control register K1

Table 2.9.10 shows the key-on wakeup control register K1.

Set the contents of this register through register A with the **TK1A** instruction.

The contents of register K1 is transferred to register A with the **TAK1** instruction.

Table 2.9.10 Key-on wakeup control register K1

Key-on wakeup control register K1		at reset : 00002	at power down : state retained	R/W
K13	Port P13	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K12	Port P12	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K11	Port P11	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	
K10	Port P10	0	Key-on wakeup not used	
	key-on wakeup control bit	1	Key-on wakeup used	

Note: “R” represents read enabled, and “W” represents write enabled.

(8) Key-on wakeup control register K2

Table 2.9.11 shows the key-on wakeup control register K2.

Set the contents of this register through register A with the **TK2A** instruction.

The contents of register K2 is transferred to register A with the **TAK2** instruction.

Table 2.9.11 Key-on wakeup control register K2

Key-on wakeup control register K2		at reset : 00002	at power down : state retained	R/W
K23	INT1 pin return condition	0	Return by level	
	selection bit	1	Return by edge	
K22	INT1 pin key-on wakeup control	0	Key-on wakeup invalid	
	bit	1	Key-on wakeup valid	
K21	INT0 pin return condition	0	Returned by level	
	selection bit	1	Returned by edge	
K20	INT0 pin key-on wakeup control	0	Key-on wakeup invalid	
	bit	1	Key-on wakeup valid	

Note: “R” represents read enabled, and “W” represents write enabled.

2.9.3 Power down function application example

(1) Clock display

A clock which is high-accuracy and low-power dissipation can be set up by using a 32.768 kHz quartz-crystal oscillator as a sub-clock and executing the **POF** instruction.

Outline: The power dissipation can be reduced by using the **POF** instruction.

Specifications: Time is displayed by the LCD and a 32.768 kHz quartz-crystal oscillator. The main routine is executed by key input.

Figure 2.9.3 shows the software setting example.




Fig. 2.9.3 Software setting example

2.9.4 Notes on use

(1) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the power down state.

Note that system cannot enter the power down state when executing only the **POF** or **POF2** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(2) Key-on wakeup function

After checking none of the return condition for ports (P0, P1, INT0 and INT1 specified with register K0–K2) with valid key-on wakeup function is satisfied, execute the **POF** or **POF2** instruction.

If at least one of return condition for ports with valid key-on wakeup function is satisfied, system returns from the power down state immediately after the **POF** or **POF2** instruction is executed.

(3) Timer 5 interrupt request flag

When **POF** or **POF2** instruction is executed while T5F is "1", system returns from the power down state immediately.

(4) Return from power down mode

After system returns from power down mode, set the undefined registers and flags.

The initial value of the following registers are undefined at power down. After system is returned from power down mode, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(5) Watchdog timer

• The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, stop the watchdog timer function with the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the power down.

• When the watchdog timer function and power down function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system goes into the power down state.

(6) Port D8/INT0 pin

When the power down mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

• When the input of INT0 pin is disabled (register I13 = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the power down mode.

(7) Port D9/INT1 pin

When the power down mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I23 = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the power down mode.

(8) External clock

When the external clock signal is used as the main clock (f(XIN)), note that the power down mode (**POF** or **POF2** instruction) cannot be used.

2.10 Oscillation circuit

The 4524 Group has an internal oscillation circuit to produce the clock required for microcomputer operation. The ceramic resonator or the RC oscillation can be used for the main clock ($f(XIN)$).

After system is released from reset, the 4524 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

2.10.1 Oscillation circuit

(1) Main clock generating circuit ($f(XIN)$)

The ceramic resonator or RC oscillation can be used for the main clock ($f(XIN)$).

After system is released from reset, the 4524 Group starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the **CMCK** instruction. When the RC oscillation is used, execute the **CRCK** instruction. The selection of oscillation circuit by the **CMCK** or **CRCK** instruction is valid only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Another oscillation circuit and the on-chip oscillator stop.

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the **CMCK** or the **CRCK** instruction is not executed in program, the 4524 Group operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock ($f(XIN)$) without using the ceramic resonator or the RC oscillation, connect XIN pin to VSS and leave $XOUT$ pin open (Figure 2.10.2).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.




Fig. 2.10.1 Switch to ceramic oscillation/RC oscillation




Fig. 2.10.2 Handling of XIN and $XOUT$ when operating on-chip oscillator

(3) Ceramic resonator

When the ceramic resonator is used as the main clock ($f(XIN)$), connect the ceramic resonator and the external circuit to pins XIN and $XOUT$ at the shortest distance. Then, execute the **CMCK** instruction. A feedback resistor is built in between pins XIN and $XOUT$ (Figure 2.10.3).

(4) RC oscillation

When the RC oscillation is used as the main clock ($f(XIN)$), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave $XOUT$ pin open. Then, execute the **CRCK** instruction (Figure 2.10.4).

The frequency is affected by a capacitor, a resistor and a microcomputer.

So, set the constants within the range of the frequency limits.

(5) External clock

When the external clock signal is used as the main clock ($f(XIN)$), connect the XIN pin to the clock source and leave $XOUT$ pin open. Then, execute the **CMCK** instruction (Figure 2.10.5). Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to section "3.1 Electrical characteristics").

Also, note that the power down function (**POF** or **POF2** instruction) cannot be used when using the external clock.

(6) Sub-clock generating circuit $f(XCIN)$

The quartz-crystal oscillator can be used for the sub-clock $f(XCIN)$. Connect a quartz-crystal oscillator and this external circuit to pins $XCIN$ and $XCOUT$ at the shortest distance. A feedback resistor is built in between pins $XCIN$ and $XCOUT$ (Figure 2.10.6).




Fig. 2.10.3 Ceramic resonator external circuit




Fig. 2.10.4 External RC oscillation circuit




Fig. 2.10.5 External clock input circuit




Fig. 2.10.6 External quartz-crystal circuit

2.10.2 Oscillation operation

System clock is supplied to CPU and peripheral device as the base clock for the microcomputer operation. For the 4524 Group, the clock supplied is selected from the following;

- on-chip oscillator (internal oscillator),
- the ceramic oscillation circuit, and
- divided clock supplied from RC oscillation circuit. Its division ratio is selected from the following with the register MR;
- through mode ($f(X_{IN})$) (not divided),
- frequency divided by 2 mode ($f(X_{IN})/2$),
- frequency divided by 4 mode ($f(X_{IN})/4$) or
- frequency divided by 8 mode ($f(X_{IN})/8$).

Figure 2.10.7 shows the structure of the clock control circuit.




Fig. 2.10.7 Structure of clock control circuit

2.10.3 Related register

(1) Clock control register MR

Table 2.10.1 shows the clock control register MR.

Set the contents of this register through register A with the **TMRA** instruction.

The contents of register MR is transferred to register A with the **TAMR** instruction.

Table 2.10.1 Clock control register MR

Clock control register MR		at reset : 1100z		at power down : state retained	R/W
MR3	Operation mode selection bits	MR3	MR2	Operation mode	
		0	0	Through-mode (frequency not divided)	
		0	1	Frequency divided by 2 mode	
MR2		1	0	Frequency divided by 4 mode	
		1	1	Frequency divided by 8 mode	
MR1	Main clock oscillation circuit control bit	0		Main clock oscillation enabled	
		1		Main clock oscillation stop	
MR0	System clock selection bit	0		Main clock (f(XIN) or f(RING))	
		1		Sub-clock (f(XCIN))	

Note: “R” represents read enabled, and “W” represents write enabled.

2.10.4 Notes on use

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction to select the main clock (f(XIN)) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Another oscillation circuits and the on-chip oscillator stop.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the margin of frequencies of the on-chip oscillator clock.

(3) External clock

When the external clock signal is used as the main clock (f(XIN)), note that the power down mode (**POF** or **POF2** instruction) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

CHAPTER 3

APPENDIX

- 3.1 Electrical characteristics
- 3.2 Typical characteristics
- 3.3 List of precautions
- 3.4 Notes on noise
- 3.5 Package outline

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
V _{DD}	Supply voltage		-0.3 to 6.5	V
V _I	Input voltage P0, P1, P2, P3, P4, D0-D7, $\overline{\text{RESET}}$, X _{IN} , X _{CIN} , VDCE		-0.3 to V _{DD} +0.3	V
V _I	Input voltage SCK, S _{IN} , CNTR0, CNTR1, INT0, INT1		-0.3 to V _{DD} +0.3	V
V _I	Input voltage AIN0-AIN7		-0.3 to V _{DD} +0.3	V
V _O	Output voltage P0, P1, P2, P3, P4, D0-D9, $\overline{\text{RESET}}$, Sck, S _{OUT} , CNTR0, CNTR1	Output transistors in cut-off state	-0.3 to V _{DD} +0.3	V
V _O	Output voltage C, X _{OUT} , X _{COU} T		-0.3 to V _{DD} +0.3	V
V _O	Output voltage SEG0-SEG19, COM0-COM3		-0.3 to V _{DD} +0.3	V
P _d	Power dissipation	T _a = 25 °C	300	mW
T _{opr}	Operating temperature range		-20 to 85	°C
T _{stg}	Storage temperature range		-40 to 125	°C

3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit	
			Min.	Typ.	Max.		
VDD	Supply voltage (when ceramic resonator is used)	Mask ROM version	f(STCK) ≤ 6 MHz	4		5.5	V
			f(STCK) ≤ 4.4 MHz	2.7		5.5	
			f(STCK) ≤ 2.2 MHz	2		5.5	
		One Time PROM version	f(STCK) ≤ 6 MHz	4		5.5	
			f(STCK) ≤ 4.4 MHz	2.7		5.5	
			f(STCK) ≤ 2.2 MHz	2.5		5.5	
VDD	Supply voltage (when RC oscillation is used)	f(STCK) ≤ 4.4 MHz	2.7		5.5	V	
VRAM	RAM back-up voltage	at RAM back-up mode	1.8			V	
VSS	Supply voltage			0		V	
VLC3	LCD power supply (Note 1)	Mask ROM version	2		VDD	V	
		One Time PROM version	2.5		VDD		
VIH	"H" level input voltage	P0, P1, P2, P3, P4, D0-D7, VDCE	0.8VDD		VDD	V	
VIH	"H" level input voltage	XIN, XCIN	0.7VDD		VDD	V	
VIH	"H" level input voltage	RESET	0.85VDD		VDD	V	
VIH	"H" level input voltage	SCK, SIN, CNTR0, CNTR1, INT0, INT1	0.8VDD		VDD	V	
VIL	"L" level input voltage	P0, P1, P2, P3, P4, D0-D7, VDCE	0		0.2VDD	V	
VIL	"L" level input voltage	XIN, XCIN	0		0.3VDD	V	
VIL	"L" level input voltage	RESET	0		0.3VDD	V	
VIL	"L" level input voltage	SCK, SIN, CNTR0, CNTR1, INT0, INT1	0		0.15VDD	V	
IOH(peak)	"H" level peak output current	P0, P1, P4, D0-D6 SCK, SOUT	VDD = 5 V		-20	mA	
			VDD = 3 V		-10		
IOH(peak)	"H" level peak output current	D7, C CNTR0, CNTR1	VDD = 5 V		-30	mA	
			VDD = 3 V		-15		
IOH(avg)	"H" level average output current (Note 2)	P0, P1, P4, D0-D6 SCK, SOUT	VDD = 5 V		-10	mA	
			VDD = 3 V		-5		
IOH(avg)	"H" level average output current (Note 2)	D7, C CNTR0, CNTR1	VDD = 5 V		-20	mA	
			VDD = 3 V		-10		
IOL(peak)	"L" level peak output current	P0, P1, P4	VDD = 5 V		24	mA	
			VDD = 3 V		12		
IOL(peak)	"L" level peak output current	D0-D9, C, SCK, SOUT, CNTR0, CNTR1	VDD = 5 V		24	mA	
			VDD = 3 V		12		
IOL(peak)	"L" level peak output current	P2, P3, RESET	VDD = 5 V		10	mA	
			VDD = 3 V		4		
IOL(avg)	"L" level average output current (Note 2)	P0, P1, P4	VDD = 5 V		12	mA	
			VDD = 3 V		6		
IOL(avg)	"L" level average output current (Note 2)	D0-D9, C, SCK, SOUT, CNTR0, CNTR1	VDD = 5 V		15	mA	
			VDD = 3 V		7		
IOL(avg)	"L" level average output current (Note 2)	P2, P3, RESET	VDD = 5 V		5	mA	
			VDD = 3 V		2		
ΣIOH(avg)	"H" level total average current	P0, P1, D0-D6, SCK, SOUT			-60	mA	
		P4, D7, C, CNTR0, CNTR1			-60		
ΣIOL(avg)	"L" level total average current	P0, P1, D0-D6, SCK, SOUT			80	mA	
		P2, P3, P4, D7-D9, C, RESET, CNTR0, CNTR1			80		

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3


At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3

2: The average output current is the average value during 100 ms.

Table 3.1.3 Recommended operating conditions 2(Mask ROM version: $T_a = -20\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$, $V_{DD} = 2$ to 5.5 V , unless otherwise noted)(One Time PROM version: $T_a = -20\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$, $V_{DD} = 2.5$ to 5.5 V , unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit		
			Min.	Typ.	Max.			
f(XIN)	Oscillation frequency (with a ceramic resonator)	Mask ROM version	Through mode	VDD = 4 to 5.5 V		6	MHz	
				VDD = 2.7 to 5.5 V		4.4		
				VDD = 2 to 5.5 V		2.2		
			Frequency/2 mode	VDD = 2.7 to 5.5 V		6		
				VDD = 2 to 5.5 V		4.4		
				VDD = 2 to 5.5 V		6		
		One Time PROM version	Through mode	VDD = 4 to 5.5 V		6		
				VDD = 2.7 to 5.5 V		4.4		
				VDD = 2.5 to 5.5 V		2.2		
Frequency/2 mode	VDD = 2.7 to 5.5 V		6					
	VDD = 2.5 to 5.5 V		4.4					
	VDD = 2.5 to 5.5 V		6					
f(XIN)	Oscillation frequency (at RC oscillation) (Note)	VDD = 2.7 to 5.5 V				4.4	MHz	
f(XIN)	Oscillation frequency (with a ceramic resonator selected, external clock input)	Mask ROM version	Through mode	VDD = 4 to 5.5 V		4.8	MHz	
				VDD = 2.7 to 5.5 V		3.2		
				VDD = 2 to 5.5 V		1.6		
			Frequency/2 mode	VDD = 2.7 to 5.5 V		4.8		
				VDD = 2 to 5.5 V		3.2		
				VDD = 2 to 5.5 V		4.8		
		One Time PROM version	Through mode	VDD = 4 to 5.5 V		4.8		
				VDD = 2.7 to 5.5 V		3.2		
				VDD = 2.5 to 5.5 V		1.6		
Frequency/2 mode	VDD = 2.7 to 5.5 V		4.8					
	VDD = 2.5 to 5.5 V		3.2					
	VDD = 2.5 to 5.5 V		4.8					
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal oscillator				50	kHz	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1				f(STCK)/6	Hz	
tw(CNTR)	Timer external input period ("H" and "L" pulse width)	CNTR0, CNTR1			3/f(STCK)		s	
f(SCK)	Serial I/O external input frequency	SCK				f(STCK)/6	Hz	
tw(SCK)	Serial I/O external input frequency ("H" and "L" pulse width)	SCK			3/f(STCK)		s	
TPON	Power-on reset circuit valid supply voltage rising time	Mask ROM version	VDD = 0 → 2 V				100	μs
		One Time PROM version	VDD = 0 → 2.5 V				100	

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.



3.1.3 Electrical characteristics

Table 3.1.4 Electrical characteristics 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
VOH	“H” level output voltage P0, P1, P4, D0–D6, SCK, SOUT	VDD = 5 V	IOH = -10 mA	3			V
			IOH = -3 mA	4.1			
		VDD = 3 V	IOH = -5 mA	2.1			
			IOH = -1 mA	2.4			
VOH	“H” level output voltage D7, C, CNTR0, CNTR1	VDD = 5 V	IOH = -20 mA	3			V
			IOH = -6 mA	4.1			
		VDD = 3 V	IOH = -10 mA	2.1			
			IOH = -3 mA	2.4			
VOL	“L” level output voltage P0, P1, P4	VDD = 5 V	IOL = 12 mA			2	V
			IOL = 4 mA			0.9	
		VDD = 3 V	IOL = 6 mA			0.9	
			IOL = 2 mA			0.6	
VOL	“L” level output voltage D0–D9, C, SCK, SOUT, CNTR0, CNTR1	VDD = 5 V	IOL = 15 mA			2	V
			IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
VOL	“L” level output voltage P2, P3, RESET	VDD = 5 V	IOL = 5 mA			2	V
			IOL = 1 mA			0.6	
		VDD = 3 V	IOL = 2 mA			0.9	
I _{IH}	“H” level input current P0, P1, P2, P3, P4, D0–D7, VDCE, RESET, CNTR0, CNTR1, INT0, INT1	VI = VDD				1	μA
I _{IL}	“L” level input current P0, P1, P2, P3, P4, D0–D7, VDCE, SCK, SIN, CNTR0, CNTR1, INT0, INT1	VI = 0 V P0, P1 No pull-up				-1	μA

Table 3.1.5 Electrical characteristics 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
IDD	Supply current at active mode (with a ceramic resonator)	VDD = 5 V f(XIN) = 6 MHz f(XCIN) = 32 kHz	f(STCK) = f(XIN)/8		1.4	2.8	mA
			f(STCK) = f(XIN)/4		1.6	3.2	
			f(STCK) = f(XIN)/2		2	4	
			f(STCK) = f(XIN)		2.8	5.6	
		VDD = 5 V f(XIN) = 4 MHz f(XCIN) = 32 kHz	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(STCK) = f(XIN)/4		1.2	2.4	
			f(STCK) = f(XIN)/2		1.5	3	
			f(STCK) = f(XIN)		2	4	
		VDD = 3 V f(XIN) = 4 MHz f(XCIN) = 32 kHz	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(STCK) = f(XIN)/4		0.5	1	
			f(STCK) = f(XIN)/2		0.6	1.2	
			f(STCK) = f(XIN)		0.8	1.6	
	at active mode (with a quartz-crystal oscillator)	VDD = 5 V f(XIN) = stop f(XCIN) = 32 kHz	f(STCK) = f(XIN)/8		55	110	μA
			f(STCK) = f(XIN)/4		60	120	
			f(STCK) = f(XIN)/2		65	130	
			f(STCK) = f(XIN)		70	140	
VDD = 3 V f(XIN) = stop f(XCIN) = 32 kHz		f(STCK) = f(XIN)/8		12	24	μA	
		f(STCK) = f(XIN)/4		13	26		
		f(STCK) = f(XIN)/2		14	28		
		f(STCK) = f(XIN)		15	30		
at clock operation mode (POF instruction execution)	f(XCIN) = 32 kHz	VDD = 5 V		20	60	μA	
		VDD = 3 V		5	15		
at RAM back-up mode (POF2 instruction execution)	Ta = 25 °C			0.1	1	μA	
		VDD = 5 V			10		
		VDD = 3 V			6		
RPU	Pull-up resistor value P0, P1, RESET	VI = 0 V	VDD = 5 V	30	60	125	kΩ
			VDD = 3 V	50	120	250	
VT+ – VT-	Hysteresis SCK, SIN, CNTR0, CNTR1, INT0, INT1	VDD = 5 V		0.2		V	
		VDD = 3 V		0.2			
VT+ – VT-	Hysteresis RESET	VDD = 5 V		1		V	
		VDD = 3 V		0.4			
f(RING)	On-chip oscillator clock frequency	VDD = 5 V	1	2	3	MHz	
		VDD = 3 V	0.5	1	1.8		
Δf(XIN)	Frequency error (with RC oscillation, error of external R, C not included) (Note)	VDD = 5 V ± 10 %, Ta = 25 °C			±17	%	
		VDD = 5 V ± 10 %, Ta = 25 °C			±17		
RCOM	COM output impedance	VDD = 5 V		1.5	7.5	kΩ	
		VDD = 3 V		2	10		
RSEG	SEG output impedance	VDD = 5 V		1.5	7.5	kΩ	
		VDD = 3 V		2	10		
RVLC	Internal resistor for LCD power supply	When dividing resistor 2r X 3 selected	300	480	960	kΩ	
		When dividing resistor 2r X 2 selected	200	320	640		
		When dividing resistor r X 3 selected	150	240	480		
		When dividing resistor r X 2 selected	100	160	320		

Note: When RC oscillation is used, use the external 33 pF capacitor (C).

3.1.4 A/D converter recommended operating conditions

Table 3.1.6 A/D converter recommended operating conditions

(Comparator mode selected, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
VDD	Supply voltage	Ta = 25 °C	2.7		5.5	V
		Ta = -20 to 85 °C	3		5.5	
VIA	Analog input voltage		0		VDD	V
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V	f(STCK) = f(XIN)/8	0.8		MHz
			f(STCK) = f(XIN)/4	0.4		
			f(STCK) = f(XIN)/2	0.2		
			f(STCK) = f(XIN)	0.1		

Table 3.1.7 A/D converter characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
-	Resolution				10	bits
-	Linearity error	Ta = 25 °C, VDD = 2.7 V to 5.5 V			±2	LSB
		Ta = -20 °C to 85 °C, VDD = 3 V to 5.5 V				
-	Differential non-linearity error	Ta = 25 °C, VDD = 2.7 V to 5.5 V			±0.9	LSB
		Ta = -20 °C to 85 °C, VDD = 3 V to 5.5 V				
V0T	Zero transition voltage	VDD = 5.12 V	0	10	20	mV
		VDD = 3.072 V	0	6	12	
VFST	Full-scale transition voltage	VDD = 5.12 V	5110	5120	5130	mV
		VDD = 3.072 V	3063	3069	3075	
IADD	A/D operating current (Note 1)	VDD = 5 V		0.3	0.9	mA
		VDD = 3 V		0.1	0.3	
TCONV	A/D conversion time	f(XIN) = 6 MHz	f(STCK) = f(XIN)/8		248	μs
			f(STCK) = f(XIN)/4		124	
			f(STCK) = f(XIN)/2		62	
			f(STCK) = f(XIN)		31	
-	Comparator resolution				8	bits
-	Comparator error (Note 2)	VDD = 5.12 V			±20	mV
		VDD = 3.072 V			±15	
-	Comparator comparison time	f(XIN) = 6 MHz	f(STCK) = f(XIN)/8		32	μs
			f(STCK) = f(XIN)/4		16	
			f(STCK) = f(XIN)/2		8	
			f(STCK) = f(XIN)		4	

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

2: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

Logic value of comparison voltage Vref $V_{\text{ref}} = \frac{V_{\text{DD}}}{256} \times n$ n = Value of register AD (n = 0 to 255)

3.1.5 Voltage drop detection circuit characteristics

Table 3.1.8 Voltage drop detection circuit characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VRST	Detection voltage (Note 1)	Ta = 25 °C	3.3	3.5	3.7	V
			2.7		4.2	
IRST	Operation current	at power down (Note 2)	VDD = 5 V	50	100	μA
			VDD = 3 V	30	60	
TRST	Detection time	VDD → (VRST-0.1 V) (Note 3)		0.2	1.2	ms

Notes 1: The detected voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

2: After the SVDE instruction is executed, the voltage drop detection circuit is valid at power down mode.

3: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST-0.1 V].

3.1.6 Basic timing diagram



3.2 Typical characteristics

The data described below are characteristic examples for the 4524 Group. Unless otherwise noted, the characteristics for Mask ROM version are shown here. The data shown here are just characteristic examples and are not guaranteed. For rated values, refer to "3.1 Electrical characteristics".


Standard characteristics are different between Mask ROM version and One Time PROM version, due to the difference in the manufacturing processes.

Even in the MCUs which have the same memory type, standard characteristics are different in each sample, too.

3.2.1 V_{DD} - I_{DD} characteristics


(1) High-speed mode (ceramic resonance): V_{DD} - I_{DD}

Measurement condition: $f(X_{IN}) = 6$ MHz, $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $T_a = 25$ °C




(2) High-speed mode (ceramic resonance): V_{DD} - I_{DD}

Measurement condition: $f(X_{IN}) = 4$ MHz, $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $T_a = 25$ °C




(3) High-speed mode (ceramic resonance): V_{DD} - I_{DD}

Measurement condition: $f(X_{IN}) = 2\text{ MHz}$, $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $T_a = 25\text{ }^\circ\text{C}$




(4) High-speed mode (ceramic resonance): V_{DD} - I_{DD}

Measurement condition: $f(X_{IN}) = 1\text{ MHz}$, $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $T_a = 25\text{ }^\circ\text{C}$




(5) High-speed mode (ceramic resonance): V_{DD} - I_{DD}

Measurement condition: $f(X_{IN}) = 400 \text{ kHz}$, $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $T_a = 25 \text{ }^\circ\text{C}$




(6) High-speed mode (on-chip oscillator): V_{DD} - I_{DD}

Measurement condition: $f(X_{IN}) = \text{stop}$, $f(X_{CIN}) = \text{stop}$, $T_a = 25 \text{ }^\circ\text{C}$




(7) High-speed mode (RC oscillation): R-I_{DD}

Measurement condition: $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $V_{DD} = 5.0 \text{ V}$, $C = 33 \text{ pF}$, $T_a = 25 \text{ }^\circ\text{C}$




(8) High-speed mode (RC oscillation): R-I_{DD}

Measurement condition: $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $V_{DD} = 3.0 \text{ V}$, $C = 33 \text{ pF}$, $T_a = 25 \text{ }^\circ\text{C}$




(9) Low-speed mode (quartz-crystal oscillation): $V_{DD}-I_{DD}$


Measurement condition: $f(X_{IN}) = \text{stop}$, $f(X_{CIN}) = 32 \text{ kHz}$, $f(\text{RING}) = \text{stop}$, $T_a = 25 \text{ }^\circ\text{C}$



(10) Clock operating mode (POF instruction execution): $V_{DD}-I_{DD}$


Measurement condition: $f(X_{IN}) = \text{stop}$, $f(X_{CIN}) = 32 \text{ kHz}$, $f(\text{RING}) = \text{stop}$, $T_a = 25 \text{ }^\circ\text{C}$




(11) RAM back-up mode (POF2 instruction execution): V_{DD} - I_{DD} Measurement condition: $f(X_{IN}) = \text{stop}$, $f(X_{CIN}) = \text{stop}$, $f(\text{RING}) = \text{stop}$, $T_a = 25\text{ }^\circ\text{C}$ 

3.2.2 Frequency characteristics

(1) On-chip oscillator frequency characteristics: V_{DD} - $f(\text{RING})$




(2) On-chip oscillator frequency characteristics: T_a - $f(\text{RING})$




(3) RC oscillation frequency characteristics: R-f(X_{IN})

Measurement condition: V_{DD} = 5.0 V, C = 33pF, T_a = 25 °C




(4) RC oscillation frequency characteristics (T_a-f(X_{IN}))

Measurement condition: V_{DD} = 5.0 V, C = 33pF




(5) RC oscillation frequency characteristics: R-f(X_{IN})

Measurement condition: V_{DD} = 3.0 V, C = 33pF, Ta = 25 °C



(6) RC oscillation frequency characteristics (Ta-f(X_{IN}))


Measurement condition: V_{DD} = 3.0 V, C = 33pF



3.2.3 Port typical characteristics ($V_{DD} = 5.0\text{ V}$)


(1) Ports P0, P1, P4, D0–D6: $V_{OH}-I_{OH}$

Measurement condition: $V_{DD} = 5.0\text{ V}$




(2) Ports D7, C: $V_{OH}-I_{OH}$


Measurement condition: $V_{DD} = 5.0\text{ V}$




(3) Ports P0, P1, P4: $V_{OL}-I_{OL}$
 Measurement condition: $V_{DD} = 5.0\text{ V}$



(4) Ports D0–D9, C: $V_{OL}-I_{OL}$
 Measurement condition: $V_{DD} = 5.0\text{ V}$




(5) Ports P2, P3, $\overline{\text{RESET}}$: $V_{OL}-I_{OL}$
 Measurement condition: $V_{DD} = 5.0 \text{ V}$



3.2.4 Port typical characteristics ($V_{DD} = 3.0\text{ V}$)


(1) Ports P0, P1, P4, D0–D6: $V_{OH}-I_{OH}$

Measurement condition: $V_{DD} = 3.0\text{ V}$




(2) Ports D7, C: $V_{OH}-I_{OH}$

Measurement condition: $V_{DD} = 3.0\text{ V}$




(3) Ports P0, P1, P4: $V_{OL-I_{OL}}$

Measurement condition: $V_{DD} = 3.0\text{ V}$




(4) Ports D0–D9, C: $V_{OL-I_{OL}}$

Measurement condition: $V_{DD} = 3.0\text{ V}$




(5) Ports P2, P3, $\overline{\text{RESET}}$: V_{OL-IOL}
 Measurement condition: $V_{DD} = 3.0 \text{ V}$




3.2.5 Input threshold characteristics


(1) Ports P0–P4, D0–D7, VDCE: $V_{DD}-V_{IH}$, $V_{DD}-V_{IL}$
 Measurement condition: $T_a = 25\text{ }^\circ\text{C}$




(2) XIN: $V_{DD}-V_{IH}$, $V_{DD}-V_{IL}$
 Measurement condition: $T_a = 25\text{ }^\circ\text{C}$



(3) **XCIN:** $V_{DD}-V_{IH}$, $V_{DD}-V_{IL}$
 Measurement condition: $T_a = 25\text{ }^\circ\text{C}$




(4) **RESET:** $V_{DD}-V_{IH}$, $V_{DD}-V_{IL}$
 Measurement condition: $T_a = 25\text{ }^\circ\text{C}$



(5) SCK, SIN, CNTR0, CNTR1, INT0, INT1: $V_{DD}-V_{IH}$, $V_{DD}-V_{IL}$


Measurement condition: $T_a = 25\text{ }^\circ\text{C}$



3.2.6 Pull-up resistor: V_{DD} -R_{PU} characteristics example


(1) Ports P0, P1, $\overline{\text{RESET}}$: V_{DD} -R_{PU}

Measurement condition: $V_I = 0\text{ V}$




3.2.7 Internal resistor for LCD power: Ta-R_{VLC}

(1) V_{DD} = 5.0 V: Ta-R_{VLC}



(2) V_{DD} = 3.0 V: Ta-R_{VLC}



3.2.8 A/D converter typical characteristics




Fig. 3.2.1 A/D conversion characteristics data





Figure 3.2.1 shows the A/D accuracy measurement data.

- (1) Non-linearity error This means a deviation from the ideal characteristics between V_0 to V_{1022} of actual A/D conversion characteristics. In Figure 3.2.1, it is $(4-1)/1\text{LSB}$.
- (2) Differential non-linearity error This means a deviation from the ideal characteristics between the input voltages V_0 to V_{1022} necessary to change the output data to "1." In Figure 3.2.1, this is $2/1\text{LSB}$.
- (3) Zero transition error This means a deviation from the ideal characteristics between the input voltages 0 to V_{DD} when the output data changes from "0" to "1." In Figure 3.2.1, this is the value of ①.
- (4) Full-scale transition error This means a deviation from the ideal characteristics between the input voltages 0 to V_{DD} when the output data changes from "1022" to "1023." In Figure 3.2.1, this is the value of ⑤.
- (5) Absolute accuracy This means a deviation from the ideal characteristics between 0 to V_{DD} of actual A/D conversion characteristics. In Figure 3.2.1, this is the value of ERROR in each of ①, ③, ④ and ⑤.

For the A/D converter characteristics, refer to the section 3.1 Electrical characteristics.





(1) $V_{DD} = 5.12\text{ V}$

Measurement condition: $f(X_{IN}) = 4\text{ MHz}$ (high-speed through mode), $T_a = 25\text{ }^\circ\text{C}$



(2) $V_{DD} = 3.072\text{ V}$


Measurement condition: $f(X_{IN}) = 2\text{ MHz}$ (high-speed through mode), $T_a = 25\text{ }^\circ\text{C}$



3.2.9 Analog input current characteristics example


(1) $f(X_{IN}) = 6 \text{ MHz}$, $V_{DD} = 5.0 \text{ V}$: $V_{AIN}-I_{AIN}$



Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$



(2) $f(X_{IN}) = 4 \text{ MHz}$, $V_{DD} = 5.0 \text{ V}$: $V_{AIN}-I_{AIN}$


Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$



(3) $f(X_{IN}) = 2 \text{ MHz}$, $V_{DD} = 5.0 \text{ V}$: $V_{AIN}-I_{AIN}$ Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$ **(4) $f(X_{IN}) = 1 \text{ MHz}$, $V_{DD} = 5.0 \text{ V}$: $V_{AIN}-I_{AIN}$** Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$ 


(5) $f(X_{IN}) = 6 \text{ MHz}$, $V_{DD} = 3.0 \text{ V}$: $V_{AIN}-I_{AIN}$

Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$




(6) $f(X_{IN}) = 4 \text{ MHz}$, $V_{DD} = 3.0 \text{ V}$: $V_{AIN}-I_{AIN}$

Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$




(7) $f(X_{IN}) = 2 \text{ MHz}$, $V_{DD} = 3.0 \text{ V}$: $V_{AIN}-I_{AIN}$

Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$




(8) $f(X_{IN}) = 1 \text{ MHz}$, $V_{DD} = 3.0 \text{ V}$: $V_{AIN}-I_{AIN}$

Measurement condition: High-speed through mode, $T_a = 25 \text{ }^\circ\text{C}$




3.2.10 A/D converter operation current (V_{DD} - I_{ADD}) characteristics

Measurement condition: $T_a = 25\text{ }^\circ\text{C}$




3.2.11 Voltage drop detection circuit characteristics


(1) Detection voltage (Mask ROM version): T_a - V_{RST}



(2) Detection voltage (One Time PROM version): T_a - V_{RST}



(3) Operation current: V_{DD} - I_{RST}
 Measurement condition: $T_a = 25$ °C



3.3 List of precautions

3.3.1 Program counter

Make sure that the PC_H does not specify after the last page of the built-in ROM.

3.3.2 Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

3.3.3 Notes on I/O port

(1) Note when ports P0, P1, P4 and D₀–D₇ are used as an input port

In the following conditions, the pin state of port P0, P1, P4 or D₀–D₇ is transferred as input data to register A when the corresponding input instruction is executed.

- Set bit *i* (*i*=0, 1, 2 or 3) of register FR0, FR1, FR2 or FR3 to “0” according to the port to be used.
- Set the output latch of the specified port to “1” with the corresponding output instruction.

If bit *i* of FR0, FR1, FR2 or FR3 is “0” and the output latch is set to “0,” “0” is output to specified port.

If bit *i* of FR0, FR1, FR2 or FR3 is “1”, the output latch value is output to specified port.

(2) Note when ports P2 and P3 are used as an input port

In the following condition, the pin state of port P2 or P3 is transferred as input data to register A when the IAP2 or IAP3 instruction is executed.

- Set the output latch of specified port P2_{*i*} or P3_{*i*} (*i*=0, 1, 2 or 3) to “1” with the OP2A or OP3A instruction.

If the output latch is “0”, “0” is output to specified port P2 or P3.

(3) Noise and latch-up prevention

Connect an approximate 0.1 μF bypass capacitor directly to the V_{SS} line and the V_{DD} line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length.

The CNV_{SS} pin is also used as the V_{PP} pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNV_{SS}/V_{PP} pin to V_{SS} through an approximate 5 kΩ resistor which is connected to the CNV_{SS}/V_{PP} pin at the shortest distance.

(4) Multifunction

- Be careful that the output of ports D₈ and D₉ can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports D₄–D₆ can be used even when S_{IN}, S_{OUT} and S_{CK} pins are selected.
- Be careful that the input/output of port D₇ can be used even when input of CNTR0 pin is selected.
- Be careful that the input of port D₇ can be used even when output of CNTR0 pin is selected.
- Be careful that the “H” output of port C can be used even when output of CNTR1 pin is selected.

(5) Connection of unused pins

Table 3.3.1 shows the connections of unused pins.

(6) SD, RD, SZD instructions

When the SD and RD instructions are used, do not set “1010₂” or more to register Y.

When the SZD instructions is used, do not set “1000₂” or more to register Y.

(7) Port D₈/INT0 pin

When the power down mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

- When the input of INT0 pin is disabled (register I1₃ = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the power down mode.

(8) Port D₉/INT1 pin

When the power down mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

- When the input of INT1 pin is disabled (register I2₃ = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the power down mode.

Table 3.3.1 Connections of unused pins

Pin	Connection	Usage condition
X _{IN}	Connect to V _{SS} .	Internal oscillator is selected (CMCK and CRCK instructions are not executed.) (Note 1) Sub-clock input is selected for system clock (MR ₀ =1). (Note 2)
X _{OUT}	Open.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.) (Note 1) RC oscillator is selected (CRCK instruction is executed) External clock input is selected for main clock (CMCK instruction is executed). (Note 3) Sub-clock input is selected for system clock (MR ₀ =1). (Note 2)
X _{CIN}	Connect to V _{SS} .	Sub-clock is not used.
X _{COU}	Open.	Sub-clock is not used.
D ₀ –D ₃	Open.	_____
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure. (Note 4)
D ₄ /S _{IN}	Open.	S _{IN} pin is not selected.
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure.
D ₅ /S _{OUT}	Open.	_____
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure.
D ₆ /S _{CK}	Open.	S _{CK} pin is not selected.
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure.
D ₇ /CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure.
D ₈ /INT0	Open.	“0” is set to output latch.
	Connect to V _{SS} .	_____
D ₉ /INT1	Open.	“0” is set to output latch.
	Connect to V _{SS} .	_____
C/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.
P ₀ –P ₀	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure. (Note 5) The pull-up function is not selected. (Note 4) The key-on wakeup function is not selected. (Note 4)
P ₁ –P ₁	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure. (Note 5) The pull-up function is not selected. (Note 4) The key-on wakeup function is not selected. (Note 4)
P ₂ ₀ /A _{IN} ₀ –	Open.	_____
P ₂ ₃ /A _{IN} ₃	Connect to V _{SS} .	_____
P ₃ ₀ /A _{IN} ₄ –	Open.	_____
P ₃ ₃ /A _{IN} ₇	Connect to V _{SS} .	_____
P ₄ ₀ –P ₄ ₃	Open.	_____
	Connect to V _{SS} .	N-channel open-drain is selected for the output structure. (Note 4)
COM ₀ –COM ₃	Open.	_____
V _{LC3} /SEG ₀	Open.	SEG ₀ pin is selected.
V _{LC2} /SEG ₁	Open.	SEG ₁ pin is selected.
V _{LC1} /SEG ₂	Open.	SEG ₂ pin is selected.
SEG ₃ –SEG ₁₉	Open.	_____

Notes 1: When the CMCK and CRCK instructions are not executed, the internal oscillation (on-chip oscillator) is selected for main clock.

2: When sub-clock (X_{CIN}) input is selected (MR₀ = 1) for the system clock by setting “1” to bit 1 (MR₁) of clock control register MR, main clock is stopped.

3: Select the ceramic resonance by executing the CMCK instruction to use the external clock input for the main clock.

4: Be sure to select the output structure of ports D₀–D₃ and P₄₀–P₄₃ and the pull-up function and key-on wakeup function of P₀₀–P₀₃ and P₁₀–P₁₃ with every one port. Set the corresponding bits of registers for each port.

5: Be sure to select the output structure of ports P₀₀–P₀₃ and P₁₀–P₁₃ with every two ports. If only one of the two pins is used, leave another one open.

(Note when connecting unused pins to V_{SS} or V_{DD})

● Connect the unused pins to V_{SS} or V_{DD} using the thickest wire at the shortest distance against noise.

3.3.4 Notes on interrupt

(1) Setting of INT0 interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of D₈/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 2 of register I1 is changed.

(2) Setting of INT0 pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of D₈/INT0 pin, the external interrupt request flag (EXF0) may be set to "1" when the bit 3 of register I1 is changed.

(3) Setting of INT1 interrupt valid waveform

Set a value to the bit 2 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of D₉/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 2 of register I2 is changed.

(4) Setting of INT1 pin input control

Set a value to the bit 3 of register I2, and execute the **SNZ1** instruction to clear the EXF1 flag to "0" after executing at least one instruction.

Depending on the input state of D₉/INT1 pin, the external interrupt request flag (EXF1) may be set to "1" when the bit 3 of register I2 is changed.

(5) Multiple interrupts

Multiple interrupts cannot be used in the 4524 Group.

(6) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(7) D₈/INT0 pin

When the external interrupt input pin INT0 is used, set the bit 3 of register I1 to "1".

Even in this case, port D₈ output function is valid.

Also, the EXF0 flag is set to "1" when bit 3 of register I1 is set to "1" by input of a valid waveform (valid waveform causing external 0 interrupt) even if it is used as an output port D₈.

(8) D₉/INT1 pin

When the external interrupt input pin INT1 is used, set the bit 3 of register I2 to "1".

Even in this case, port D₉ output function is valid.

Also, the EXF1 flag is set to "1" when bit 3 of register I2 is set to "1" by input of a valid waveform (valid waveform causing external 1 interrupt) even if it is used as an output port D₉.

(9) POF instruction, POF2 instruction

When the **POF** or **POF2** instruction is executed continuously after the **EPOF** instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the **POF** or **POF2** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction continuously.

3.3.5 Notes on timer

(1) Prescaler

Stop counting and then execute the **TABPS** instruction to read from prescaler data.
Stop counting and then execute the **TPSAB** instruction to set prescaler data.

(2) Count source

Stop timer 1, 2, 3, 4 or LC counting to change its count source.

(3) Reading the count values

Stop timer 1, 2, 3 or 4 counting and then execute the **TAB1**, **TAB2**, **TAB3** or **TAB4** instruction to read its data.

(4) Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the **T1AB**, **T2AB**, **T3AB**, **T4AB** or **TLCA** instruction to write its data.

(5) Writing to reload register R1, reload register R3 and reload register R4H

When writing data to reload register R1 while timer 1 is operating respectively, avoid a timing when timer 1 underflows.

When writing data to reload register R3 while timer 3 is operating respectively, avoid a timing when timer 3 underflows.

When writing data to reload register R4H while timer 4 is operating respectively, avoid a timing when timer 4 underflows.

(6) Timer 4

- Avoid a timing when timer 4 underflows to stop timer 4.
- When "H" interval extension function of the PWM signal is set to be "valid", set "01₁₆" or more to reload register R4H.

(7) Timer 5

Stop timer 5 counting to change its count source.

(8) Timer input/output pin

- Set the port C output latch to "0" to output the PWM signal from C/CNTR1 pin.

(9) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction, the **WRST** instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, stop the watchdog timer function and execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the power down state.
- When the watchdog timer function and power down function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system enters into the power down state.

(10) Pulse width input to CNTR0 pin, CNTR1 pin

Refer to section "3.1 Electrical characteristics" for rating value of pulse width input to CNTR0 pin, CNTR1 pin.

3.3.6 Notes on A/D conversion

(1) Note when the A/D conversion starts again

When the A/D conversion starts again with the **ADST** instruction during A/D conversion, the previous input data is invalidated and the A/D conversion starts again.

(2) A/D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 μF) to analog input pins.

Figure 3.3.1 shows the analog input external circuit example-1.

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 3.3.2. In addition, test the application products sufficiently.




Fig. 3.3.1 Analog input external circuit example-1




Fig. 3.3.2 Analog input external circuit example-2

(3) Notes for the use of A/D conversion 2

Do not change the operating mode of the A/D converter by bit 3 of register Q1 during A/D conversion (A/D conversion mode and comparator mode).

(4) Notes for the use of A/D conversion 3

When the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to the A/D conversion mode (refer to Figure 3.3.3①).
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the **SNZAD** instruction to clear the ADF flag to "0".




Fig. 3.3.3 A/D converter operating mode program example

(5) A/D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A/D interrupt does not occur even when the usage of the A/D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(6) Analog input pins

When P20/AIN0–P23/AIN3, P30/AIN4–P33/AIN7 are set to pins for analog input, they cannot be used as I/O ports P2 and P3.

(7) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(8) Recommended operating conditions when using A/D converter

The recommended operating conditions of supply voltage and system clock frequency when using A/D converter are different from those when not using A/D converter.

Table 3.3.2 shows the recommended operating conditions when using A/D converter.

Table 3.3.2 Recommended operating conditions (when using A/D converter)

Parameter	Condition	Limits			Unit
		Min.	Typ.	Max.	
System clock frequency (at ceramic resonance) (Note 2)	VDD = 4.0 to 5.5 V (through mode)	0.1		6.0	MHz
	VDD = 2.7 to 5.5 V (through mode)	0.1		4.4	
	VDD = 2.7 to 5.5 V (Frequency/2 mode)	0.1		3.0	
	VDD = 2.7 to 5.5 V (Frequency/4 mode)	0.1		1.5	
	VDD = 2.7 to 5.5 V (Frequency/8 mode)	0.1		0.7	
System clock frequency (at RC oscillation) (Note 2)	VDD = 2.7 to 5.5 V (through mode)	0.1		4.4	MHz
	VDD = 2.7 to 5.5 V (Frequency/2 mode)	0.1		2.2	
	VDD = 2.7 to 5.5 V (Frequency/4 mode)	0.1		1.1	
	VDD = 2.7 to 5.5 V (Frequency/8 mode)	0.1		0.5	
System clock frequency (ceramic resonance selected, at external clock input)	VDD = 4.0 to 5.5 V (through mode)	0.1		4.8	MHz
	VDD = 2.7 to 5.5 V (through mode)	0.1		3.2	
	VDD = 2.7 to 5.5 V (Frequency/2 mode)	0.1		2.4	
	VDD = 2.7 to 5.5 V (Frequency/4 mode)	0.1		1.2	
	VDD = 2.7 to 5.5 V (Frequency/8 mode)	0.1		0.6	

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.3.7 Notes on serial I/O**(1) Note when an external clock is used as a synchronous clock:**

- An external clock is selected as the synchronous clock, the clock is not controlled internally.
- Serial transmit/receive is continued as long as an external clock is input. If an external clock is input 9 times or more and serial transmit/receive is continued, the receive data is transferred directly as transmit data, so that be sure to control the clock externally.

Note also that the SIOF flag is set to "1" when a clock is counted 8 times.

- Be sure to set the initial input level on the external clock pin to "H" level.
- Refer to section "3.1 Electrical characteristics" when using serial I/O with an external clock.

3.3.8 Notes on LCD function

(1) Timer LC count source

Stop timer LC counting to change timer LC count source.

(2) Writing to timer LC

Stop timer LC counting and then execute the data write instruction (TLCA).

(3) V_{LC3}/SEG_0 pin

When the V_{LC3} pin function is selected, apply voltage of $V_{LC3} < V_{DD}$ to the pin externally.

(4) V_{LC2}/SEG_1 pin, V_{LC1}/SEG_2 pin

- When the V_{LC2} pin and V_{LC1} pin functions are selected and the internal dividing resistor is not used; Apply voltage of $0 < V_{LC1} < V_{LC2} < V_{LC3}$ to these pins. Short the V_{LC2} pin and V_{LC1} pin at 1/2 bias.
- When SEG_1 and SEG_2 pin function is selected; Use the internal dividing resistor.

(5) LCD power circuit

Select the LCD power circuit suitable for LCD panel and evaluate the display state on the actual system.

3.3.9 Notes on reset

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the minimum rating value of the recommended operating conditions must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the \overline{RESET} pin and V_{SS} at the shortest distance, and input "L" level to \overline{RESET} pin until the value of supply voltage reaches the minimum rating value of the recommended operating conditions.

3.3.10 Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and re-goes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 3.3.4);

- supply voltage does not fall below to V_{RST} , and
- its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to V_{RST} and re-goes up after that.




Fig. 3.3.4 V_{DD} and V_{RST}

3.3.11 Notes on power down

(1) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the power down state.

Note that system cannot enter the power down state when executing only the **POF** or **POF2** instruction. Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(2) Key-on wakeup function

After checking none of the return condition for ports (P0, P1, INT0 and INT1 specified with register K0–K2) with valid key-on wakeup function is satisfied, execute the **POF** or **POF2** instruction.

If at least one of return condition for ports with valid key-on wakeup function is satisfied, system returns from the power down state immediately after the **POF** or **POF2** instruction is executed.

(3) Timer 5 interrupt request flag

When **POF** or **POF2** instruction is executed while T5F is "1", system returns from the power down state immediately.

(4) Return from power down mode

After system returns from power down mode, set the undefined registers and flags.

The initial value of the following registers are undefined at power down. After system is returned from power down mode, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(5) Watchdog timer

• The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, stop the watchdog timer function with the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the power down.

• When the watchdog timer function and power down function are used at the same time, initialize the flag WDF1 with the **WRST** instruction before system goes into the power down state.

(6) Port D₈/INT0 pin

When the power down mode is used by clearing the bit 3 of register I1 to "0" and setting the input of INT0 pin to be disabled, be careful about the following note.

• When the input of INT0 pin is disabled (register I1₃ = "0"), clear bit 0 of register K2 to "0" to invalidate the key-on wakeup before system goes into the power down mode.

(7) Port D₉/INT1 pin

When the power down mode is used by clearing the bit 3 of register I2 to "0" and setting the input of INT1 pin to be disabled, be careful about the following note.

• When the input of INT1 pin is disabled (register I2₃ = "0"), clear bit 2 of register K2 to "0" to invalidate the key-on wakeup before system goes into the power down mode.

(8) External clock

When the external clock signal is used as the main clock (f(X_{IN})), note that the power down mode (**POF** or **POF2** instruction) cannot be used.

3.3.12 Notes on oscillation circuit

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction to select the main clock ($f(X_{IN})$) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Another oscillation circuits and the on-chip oscillator stop.

(2) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the margin of frequencies of the on-chip oscillator clock.

(3) External clock

When the external clock signal is used as the main clock ($f(X_{IN})$), note that the power down mode (**POF** or **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

3.3.13 Electric characteristic differences between Mask ROM and One Time PROM version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

3.3.14 Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

3.4 Notes on noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Package

Select the smallest possible package to make the total wiring length short.

● Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 3.4.1 Selection of packages

(2) Wiring for $\overline{\text{RESET}}$ input pin

Make the length of wiring which is connected to the $\overline{\text{RESET}}$ input pin as short as possible. Especially, connect a capacitor across the $\overline{\text{RESET}}$ input pin and the V_{SS} pin with the shortest possible wiring.

● Reason

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the $\overline{\text{RESET}}$ pin is required. If noise having a shorter pulse width than this is input to the $\overline{\text{RESET}}$ input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.2 Wiring for the $\overline{\text{RESET}}$ input pin

(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.




Fig. 3.4.3 Wiring for clock I/O pins

● Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

● Reason

The operation mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the operation mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 3.4.4 Wiring for CNVss pin

(5) Wiring to VPP pin of built-in PROM version

In the built-in PROM version of the 4524 Group, the CNVSS pin is also used as the built-in PROM power supply input pin VPP.

● **When the VPP pin is also used as the CNVSS pin**

Connect an approximately 5 kΩ resistor to the VPP pin the shortest possible in series and also to the VSS pin. When not connecting the resistor, make the length of wiring between the VPP pin and the VSS pin the shortest possible (refer to **Figure 3.4.5**)

Note: Even when a circuit which included an approximately 5 kΩ resistor is used in the Mask ROM version, the microcomputer operates correctly.

● **Reason**

The VPP pin of the built-in PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version

3.4.2 Connection of bypass capacitor across VSS line and VDD line

Connect an approximately 0.1 μF bypass capacitor across the VSS line and the VDD line as follows:

- Connect a bypass capacitor across the VSS pin and the VDD pin at equal length.
- Connect a bypass capacitor across the VSS pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for VSS line and VDD line.
- Connect the power source wiring via a bypass capacitor to the VSS pin and the VDD pin.




Fig. 3.4.6 Bypass capacitor across the VSS line and the VDD line

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

● Reason

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig. 3.4.7 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

● Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.8 Wiring for a large current signal line

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

● Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.9 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.4.10 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

- Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

$N+1 \geq$ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.






Fig. 3.4.11 Watchdog timer by software

3.5 Package outline

64P6N-A

Plastic 64pin 14X14mm body QFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP64-P-1414-0.80	-	1.11	Alloy 42



Recommended Mount Pad


Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	3.05
A1	0	0.1	0.2
A2	-	2.8	-
b	0.3	0.35	0.45
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	13.8	14.0	14.2
e	-	0.8	-
HD	16.5	16.8	17.1
HE	16.5	16.8	17.1
L	0.4	0.6	0.8
L1	-	1.4	-
x	-	-	0.2
y	-	-	0.1
theta	0°	-	10°
b2	-	0.5	-
l2	1.3	-	-
MD	-	14.6	-
ME	-	14.6	-

**RENESAS 4-BIT CISC SINGLE-CHIP MICROCOMPUTER
USER'S MANUAL
4524 Group**

**Publication Data : Rev.1.00 Dec 19, 2003
Rev.2.00 Aug 06, 2004**

**Published by : Sales Strategic Planning Div.
Renesas Technology Corp.**

4524 Group User's Manual



Renesas Technology Corp.
2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan