A Product Line of
Diodes Incorporated

ZETEX

ZNBG3118

# LNA GaAs FET BIAS CONTROLLER WITH POLARIZATION AND BAND SELECT

Summary

The ZNBG3118 is a bias and control solution designed for Satellite Low Noise Blocks (LNB's). Providing three bias stages to power control and protect the GaAs or HEMT FET low noise amplifier's (LNA's). The ZNBG3118 integrates an accurate voltage detector to select the LNB polarisation channel and an advanced tone detector to select the local oscillator (LO) for band switching.

NEW PRODUCT

Features

- Provides bias for up to three GaAs and HEMT FETs
- Dynamic FET protection and temperature compensation
- Drain current set by external resistor
- Regulated negative rail generator requires only 2 external capacitors
- Accurate voltage detector and polarisation switch for LNB's
- 22kHz tone detection for band switching with rejection of unwanted signals
- Band switch supports both Discrete, MIMIC and PLL local oscillators
- Compliant with ASTRA control specifications
- Low current for power efficient systems
- Wide operating supply range of 3.3V to 8V

Application

- Single Output LNB's
- Two single type twin LNB's
- Low power LNB's
- PLL Single LNB's

Pin Assignments

Top View

Bottom View

Single Universal LNB System Diagram

ZNBG3118
Document number: DS32049 Rev. 1 - 2

1 of 10
www.diodes.com

January 2010
© Diodes Incorporated

Device Description

The ZNBG series of devices are designed to meet the bias requirements of GaAs and HEMT FETs commonly used in satellite receiver LNBs with a minimum of external components.

With the addition of two capacitors and a resistor the devices provide drain voltage and current control for three external grounded source FETs, generating the regulated negative rail required for FET gate biasing whilst operating from a single supply. This negative bias, at -2.5 volts, can also be used to supply other external circuits.

The ZNBG3118 includes bias circuits to drive up to three external FETs. The voltage applied to the V_{POL} pin determines which one of first two FETs is operational, the third FET is permanently active. This feature is normally used as an LNB polarisation switch to select the required polarisation. Specific to Universal LNB applications is the oscillator band select. This is achieved by detecting a 22kHz tone which enables or disables the relevant local oscillator. The ZNBG3118 has been designed to control various oscillators and down converter designs including Discrete (Bi-polar or MOSFET), MIMIC oscillators and IF amplifier / down-converters IC's with logic enabled phase lock loop (PLL) oscillators.

The ZNBG3118 has been designed to cope with DiSEqC™ ready set top boxes and rejects transients from channel switching.

Drain current setting of the ZNBG3118 is user selectable over the range 0 to 15mA, achieved with addition of a single resistor. The drain voltage for all the FET's is set internally to 2 volts. To minimise the pin out and package size FET 1 and FET 2 share a common drain pin.

These devices are unconditionally stable over the full working temperature with the FETs in place, subject to the inclusion of the recommended gate and drain capacitors. These ensure RF stability and minimal injected noise.

It is possible to use less than the devices full complement of FET bias controls, unused drain and gate connections can be left open circuit without affecting operation of the remaining bias circuits.

To protect the external FETs the circuits have been designed to ensure that, under any conditions including power up/down transients, the gate drive from the bias circuits cannot exceed -3V. Additionally each stage has its own individual current limiter. Furthermore if the negative rail experiences a fault condition, such as overload or short circuit, the drain supply to the FETs will shut down avoiding excessive current flow.

To minimise PCB space ZNBG3118 is packaged in the 16 pin 3mm x 3mm QFN package.

Device operating temperature is -40 to 85°C to suit a wide range of environmental conditions.

ZNBG3118
Document number: DS32049 Rev. 1 - 2

2 of 10
www.diodes.com

January 2010
© Diodes Incorporated

A Product Line of
Diodes Incorporated

Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.6 to +12	V
Supply Current	100	mA
Power Dissipation	500	mW
VPOL Input Voltage	25 Continuous	V
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-40 to +150	°C

Electrical Characteristics Measured at Tamb = 25°C, Vcc = 5V, Rcal = 39k (setting Id to 10mA) unless otherwise specified.

Parameter	Conditions	Limits			Units
		Min	Typ.	Max	
Supply Voltage Operating Range	+/-5% Supply tolerance permitted	3.3		8.0	V
Supply Current	Id1 = Id2 = Id3 = 0		1.5	2.5	mA
	Id1 = 0, Id2 = Id3 = 10mA, Vpol = 15.5V		22	24	mA
	Id2 = 0, Id1 = Id3 = 10mA, Vpol = 14V		22	24	mA
	Id1 = Id2 = Id3 = 0, Ilb = 10mA		12	14	mA
	Id1 = Id2 = Id3 = 0, Ihb = 10mA		12	14	mA
Substrate Voltage	(Internally generated), Isub=0	-3.0	-2.5	-2.0	V
	Isub = -200uA			-2.0	V
Oscillator Freq.		150	270	800	kHz

Vpol Input					
Current	Vpol = 14.75V (Applied via a 10k resistor)	30	42	52.5	uA
V Threshold	(Applied via a 10k resistor)	14.0	14.75	15.5	V
Switching Speed				100	us

Gate characteristics					
Gate 1 Output					
Voltage Off	Id12 = 0, Vpol = 14V, Ig1 = 0	-3.0	-2.5	-2.0	V
Voltage Low	Id12 = 12mA, Vpol = 15.5V, Ig1 = -10uA	-3.0	-2.5	-2.0	V
Voltage High	Id12 = 8mA, Vpol = 15.5V, Ig1 = 0	0.4	0.75	1.0	V
Gate 2 Output					
Voltage Off	Id12 = 0, Vpol = 15.5V, Ig2 = 0	-3.0	-2.5	-2.0	V
Voltage Low	Id12 = 12mA, Vpol = 14V, Ig2 = -10uA	-3.0	-2.5	-2.0	V
Voltage High	Id12 = 8mA, Vpol = 14V, Ig2 = 0	0.4	0.75	1.0	V
Gate 3 Output					
Voltage Low	Id3 = 12mA, Ig3 = -10uA	-3.0	-2.5	-2.0	V
Voltage High	Id3 = 8mA, Ig3 = 0	0.4	0.75	1.0	V

Drain characteristics					
Drain 12 Output					
Voltage High 1	Id12 = 10mA, Vpol = 15.5V	1.8	2.0	2.2	V
Voltage High 2	Id12 = 10mA, Vpol = 14V	1.8	2.0	2.2	V
Drain 3 Output					
Voltage High	Id3 = 10mA	1.8	2.0	2.2	V
Drains 12 and 3					
delta Vd vs Vcc	Vcc = 3.3 to 8V		0.5		%/V
delta Vd vs Tj	Tj = -40 to +85°C		50		ppm
D1,2 and 3					
Current Range	(Set by Rcal)	0		15	mA
Current		8	10	12	mA
delta Id vs Vcc	Vcc = 3.3 to 8V		2.5		%/V
delta Id vs Tj	Tj = -40 to +85°C		0.05		%/°C

ZNBG3118
Document number: DS32049 Rev. 1 - 2

3 of 10
www.diodes.com

January 2010
© Diodes Incorporated

NEW PRODUCT

Electrical Characteristics (Continued) Measured at Tamb = 25°C, Vcc = 5V, Rcal = 39k (setting Id to 10mA) unless otherwise specified.

Parameter	Conditions	Limits			Units
		Min	Typ.	Max	
Output Noise					
Drain Voltage	Cgate-gnd = 4.7nF, Cdrain-gnd = 10nF			0.02	Vpk-pk
Gate Voltage	ICgate-gnd = 4.7nF, Cdrain-gnd = 10nF			0.005	Vpk-pk
Tone Detector					
Threshold	22kHz sq.wave, trise = tfall = 10us	100	150	300	mV pk-pk
Noise Rejection	Square wave signal, 1Vpk-pk	1.0	5.0		kHz
LO Output Stage					
Lov Voltage Rng.	Note 1	-0.5		Vcc	V
Lov Bias Cur.	Vlov = 0	0	0.25	1.0	uA
I_LB/HB Max	Vlov = -0.5V to Vcc – 1.0V			35	mA
I_LB/HB Max	Vlov = Vcc – 1.0V to Vcc			100	uA
LB Vout Low	Vlov = 0, Il = 0, Rlb-csub = 1MΩ, Tone enabled	-3.0	-2.5	-2.0	V
LB Vout High	Vlov = 0, Il = 10mA, Tone disabled	-0.025	0	0.025	V
HB Vout Low	Vlov = 0, Il = 0, Rhb-csub = 1MΩ, Tone disabled	-3.0	-2.5	-2.0	V
HB Vout High	Vlov = 0, Il = 10mA, Tone enabled	-0.025	0	0.025	V
LB Vout Low	Vlov = 4.0, Il = 0, Rlb-gnd = 1MΩ, Tone enabled	-0.1	0	0.1	V
LB Vout High	Vlov = 4.0, Il = 35mA, Tone disabled	3.9	4.0	4.1	V
HB Vout Low	Vlov = 4.0, Il = 0, Rhb-gnd = 1MΩ, Tone disabled	-0.1	0	0.1	V
HB Vout High	Vlov = 4.0, Il = 35mA, Tone enabled	3.9	4.0	4.1	V
LB Vout Low	Vlov = Vcc, Il = 0, Rlb-gnd = 1MΩ, Tone enabled	-0.1	0	0.1	V
LB Vout High	Vlov = Vcc, Il = 100uA, Tone disabled	Vcc-0.1	Vcc	Vcc+0.1	V
HB Vout Low	Vlov = Vcc, Il = 0, Rhb-gnd = 1MΩ, Tone disabled	-0.1	0	0.1	V
HB Vout High	Vlov = Vcc, Il = 100uA, Tone enabled	Vcc-0.1	Vcc	Vcc+0.1	V

Notes: 1. V_Lov – V_LB or V_HB should not be allowed to exceed 6.0V. Care should be taken concerning the Off-state voltages of outputs LB and HB if V_Lov is set to greater than 6.0V. Similarly, Vcc – V_LB or V_HB should not be allowed to exceed 8.5V.
            2. ESD sensitive, handling precautions are recommended.

ZNBG3118
Document number: DS32049 Rev. 1 - 2

4 of 10
www.diodes.com

January 2010
© Diodes Incorporated

Typical Characteristics (Measured at T_{AMB} = 25°C, V_{CC} = 5V, R_{CAL} = 39k (setting I_D to 10mA) unless otherwise stated)

Drain Current vs R_{CAL} Value

Drain Voltage vs Drain Current

Single Universal Block Diagram

Figure 1 shows the main elements of a typical single universal LNB. The ZNBG3118 is compliant with virtually all markets including the fleet of Astra satellites. The simple but flexible solution provides the negative rail, FET bias control, polarisation switch control, tone detection and band switching with the minimum of external components. The ZNBG3118 can be also used in other DBS applications such a twin output, mono-block and Low power LNB's.

Figure 1 Typical single universal LNB system diagram

Polarization and band switching on the ZNBG3118 uses the standard 13V-17V and 22kHz as defined by Astra. The exception is that the devices voltage detector has a much tighter tolerance than defined to increase field reliability. The tone detector has been designed to cope with distorted 22kHz tones so reliability is maintained with regional differences and variations on set-top box designs.

Tone detection and band switching has been designed to meet various different system architectures. The following diagrams (figures 2 to 4) show how this feature operates in an LNB and the external components required. The presence or absence of a 22kHz tone applied to pin FIN enables one of two outputs, LB and HB. A tone present enables HB and tone absent enables LB. The LB and HB outputs are designed to be compatible with MMIC, Discrete (bipolar or FET) and PLL based local oscillator applications and are easily configured by the LOV pin.

Bi-polar or FET local oscillators
Referring to Figure 2 wiring pin LOV to a positive voltage source (e.g. a potential divider across V_{CC} and ground set to the required oscillator supply voltage, V_{OSC}) will force the LB and HB outputs to provide the required oscillator supply. V_{OSC} when enabled and 0V when disabled. Driving loads of up to 35mA, the maximum allowed programmed output voltage of LB and HB is V_{CC} -1V. If a greater supply voltage is required for the oscillators then it may be possible to use an oscillator circuit.

ZNBG3118
Document number: DS32049 Rev. 1 - 2

www.diodes.com

5 of 10

January 2010
© Diodes Incorporated

MIMIC local oscillators

Referring to Figure 3 wiring pin LOV to ground will force LB and HB to switch between -2.5V (disabled) and 0V (enabled). Note that Vcc(max) should not exceed 6.0V when using this configuration.

Logic enabled PLL local oscillators

Referring to Figure 4 connecting the LOV pin to Vcc will pull the LB and HB to V_{CC} when enabled and 0V when disabled. Using the same supply voltage for the ZNBG3118 and the PLL local oscillator block, the LB and HB outputs will provide a suitable logic signal of up to 100uA to drive the LO select pin of a PLL system.

Local Oscillator Configurations

Figure 2 Applications circuit for the ZNBG3118 using Bi-polar oscillators

Figure 3 Applications circuit for the ZNBG3118 using MIMIC local oscillators

ZNBG3118
Document number: DS32049 Rev. 1 - 2

6 of 10
www.diodes.com

January 2010
© Diodes Incorporated

Figure 4 Applications circuit for the ZNBG3118 using logic controlled PLL local oscillators at 3.3V

Functional Tables

ZNBG3118 System Function

Inputs		Outputs				
Vin (V)	Fin (kHz)	FET 1	FET 2	FET 3	LB[1]	HB[1]
<14.0	0	Disabled	Active	Active	Active	Disabled
>15.5	0	Active	Disabled	Active	Active	Disabled
<14.0	22	Disabled	Active	Active	Disabled	Active
>15.5	22	Active	Disabled	Active	Disabled	Active

Note 1: See LO description above and the table below for explanation of Active and Disabled.

Tone Detection Function

Lov	Fin (kHz)	LB	HB	LB	HB
Gnd	0	Enabled	Disabled	Gnd	-2.5V
	22	Disabled	Enabled	-2.5V	Gnd
Vosc	0	Enabled	Disabled	Vosc	Note [2]
	22	Disabled	Enabled	Note [2]	Vosc
Vcc	0	Enabled	Disabled	Vcc – 0.1V	Note [2]
	22	Disabled	Enabled	Note [2]	Vcc – 0.1V

Note 2: 0 Volts in a typical LNB application but dependant on the external circuits

ZNBG3118
Document number: DS32049 Rev. 1 - 2

7 of 10
www.diodes.com

January 2010
© Diodes Incorporated

Applications Information

Figure 5 Applications circuit for the ZNBG3118 using Bi-polar local oscillators

Figure 5 is a typical applications circuit for the ZNBG3118, showing all the external components required for appropriate biasing. The bias circuits are unconditionally stable over the full temperature range with the associated FETs and gate and drain capacitors in circuit. Capacitors C2, C4, C6, C7 and C9 ensure that residual power supply and substrate generator noise is not allowed to affect external circuits which may be sensitive to interference. They also serve to suppress any potential RF feed through between stages via the ZNBG3118. These capacitors are required for all stages used. Values around 10nF are recommended however this is design dependent and any value between 1nF and 100nF could be used. The capacitor C_{SUB} is an integral part of the ZNBG3118 negative supply generator. The negative bias voltage is generated on-chip using an internal oscillator. The required value of capacitor C_{SUB} is 47nF. This generator produces a low current supply of approximately -2.5V. Although this generator is intended purely to bias the external FETs, it can be used to power other external low current circuits via the C_{SUB} pin. Note that the exposed pad of the package must be either left floating or connected to Csub.

Resistor R_{CAL} sets the drain current at which all external amplifier FETs are operated. To minimize the pin-count and package size Drain 1 (D1) and Drain 2 (D2) share a common pin. If any bias control circuit is not required, its related drain and gate connections may be left open circuit without affecting the operation of the remaining bias circuits.

The ZNBG3118 has been designed to protect the external FETs from adverse operating conditions. With a JFET connected to any bias circuit, the gate output voltage of the bias circuit can not exceed the range -3V under any conditions, including power up and power down transients. Should the negative bias generator be shorted or overloaded so that the drain current of the external FETs can no longer be controlled, the drain supply to FETs is shut down to avoid damage to the FETs by excessive drain current.

ZNBG3118
Document number: DS32049 Rev. 1 - 2

8 of 10
www.diodes.com

January 2010
© Diodes Incorporated

Package Outline Dimensions

QFN16 3x3		
Dim	**Min**	**Max**
A	0.55	0.65
A1	0.00	0.05
A3	0.15 Typ	
b	0.18	0.28
D	2.95	3.05
D2	1.40	1.60
e	0.50 BSC	
E	2.95	3.05
E2	1.40	1.60
L	0.35	0.45
Z	0.625 Typ	
All Dimensions in mm		

Note: Controlling dimensions are in millimetres. Approximate dimensions are provided in inches.
The package appearance may vary as shown, for further details please contact your local Diodes sales office.

Ordering Information (Note x)

Device	Package	Reel Size (inches)	Tape Width (mm)	Quantity (per reel)
ZNBG3118JA16TC	QFN1633	18	8	3000

Marking Information

ZNBG3118
Document number: DS32049 Rev. 1 - 2

9 of 10
www.diodes.com

January 2010
© Diodes Incorporated

NEW PRODUCT

ZNBG3118
Document number: DS32049 Rev. 1 - 2

10 of 10
www.diodes.com

January 2010
© Diodes Incorporated