

CY62256N

256K (32K × 8) Static RAM

Features

- Temperature Ranges □ Commercial: 0 °C to +70 °C □ Industrial: -40 °C to +85 °C □ Automotive-A: -40 °C to +85 °C □ Automotive-E: -40 °C to +125 °C
- High Speed: 55 ns
- Voltage Range: 4.5 V to 5.5 V Operation
- Low Active Power □ 275 mW (max)
- Low Standby Power (LL version)
 82.5 μW (max)
- Easy Memory Expansion with CE and OE Features
- TTL-Compatible Inputs and Outputs
- Automatic Power Down when Deselected
- CMOS for Optimum Speed and Power
- Available in Pb-free and non Pb-free 28-pin (600-mil) PDIP, 28-pin (300-mil) Narrow SOIC, 28-pin TSOP-I, and 28-pin Reverse TSOP-I Packages


Logic Block Diagram

Functional Description

The CY62256N^[1] is a high performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an <u>active LOW</u> chip enable (\overline{CE}) and active LOW output enable (\overline{OE}) and tristate drivers. This device has an automatic power down feature, reducing the power consumption by 99.9 percent when deselected.

An active LOW write enable signal ($\overline{\text{WE}}$) controls the writing/reading operation of the memory. When CE and $\overline{\text{WE}}$ inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₄). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.



Note

1. For best practice recommendations, do refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation Document Number: 001-06511 Rev. *D 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 4, 2011



Contents

3
3
4
4
4
4
5
5
6
6

Typical DC and AC Characteristics	9
Truth Table	
Ordering Information	11
Ordering Code Definitions	11
Package Diagrams	12
Document History Page	14
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC Solutions	14



Product Portfolio

						Power Dissipation			
Product		V _{CC} Range (V)		Speed (ns)	Operating, I _{CC} (mA)		Standby, I _{SB2} (μΑ)		
		Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Max
CY62256NLL	Commercial	4.5	5.0	5.5	70	25	50	0.1	5
CY62256NLL	Industrial				55/70	25	50	0.1	10
CY62256NLL	Automotive-A				55/70	25	50	0.1	10
CY62256NLL	Automotive-E				55	25	50	0.1	15

Pin Configurations

Figure 1. 28-pin DIP and Narrow SOIC

A5 1 28 V _{CC} A5 1 28 27 A6 2 27 WE A6 2 27 A7 3 26 A4 A7 3 26 A8 4 25 A3 A8 4 25 A9 5 24 A2 A9 5 24 A10 6 23 A1 A10 6 23 A11 7 22 OE A11 7 22 A12 8 21 A0 A12 8 21 A13 9 20 CE A13 9 20 A14 10 19 IVO7 A14 10 19 I/O0 11 18 IVO6 IVOn 11 18	
I/O1 12 17 I/O5 I/O1 12 17 I/O2 13 16 I/O4 I/O2 13 16 GND 14 15 I/O3 GND 14 15	A3 A2 A1 OE A0 CE 1/07 1/06 1/05

Figure 2. 28-pin TSOP I and Reverse TSOP I

OE 22 A1 223 A2 22 A2 22 23 A2 22 24 A3 22 25 26 27 28 1 A6 22 28 1 A6 22 28 1 A6 22 28 1 A6 20 27 28 46 20 27 28 1 28 46 20 27 28 1 26 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 27 28 1 28 46 20 7 28 1 28 46 20 7 28 1 28 46 20 7 7 28 1 28 46 27 7 28 1 28 46 66 7 7 7 7 7 7 7 7 7 7 7 7 7	TSOP I Top View (not to scale)	21 20 20 18 19 10 10 10 10 10 10 10 10 10 10
A11 17 A10 5 A10 10 A9 0 A7 0 A9 0 A7 0 A9 0 A7 0 A9 0 A7 0 A9 0 A	TSOP I Reverse Pinout Top View (not to scale)	8 A12 9 A13 10 A14 11 UO 12 UO 13 UO 14 DU 15 DU 15 DU 16 DU 16 DU 17 DU 18 DU 19 DO 18 DU 19 DO 19 DO 10 DO 19 DO 19 DO 19 DO 10 DO 19 DO 10

Table 1. Pin Definitions

Pin Number	Туре	Description
1–10, 21, 23–26	Input	A ₀ -A ₁₄ . Address Inputs
11–13, 15–19,	Input/Output	I/O ₀ -I/O ₇ . Data lines. Used as input or output lines depending on operation
27	Input/Control	WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted
20	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
22	Input/Control	OE . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins
14	Ground	GND. Ground for the device
28	Power Supply	V _{CC} . Power supply for the device

Note
 Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T_A = 25 °C, V_{CC}). Parameters are guaranteed by design and characterization, and not 100% tested.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage to ground potential (pin 28 to pin 14)–0.5 V to +7.0 V
DC voltage applied to outputs in high Z State $^{[3]}$ 0.5 V to V $_{CC}$ + 0.5 V
DC input voltage ^[3] –0.5 V to V _{CC} + 0.5 V
Output current into outputs (LOW) 20 mA

Electrical	Characteristics
------------	-----------------

Over the Operating Range

Static discharge voltage	> 2001 V
(per MIL-STD-883, method 3015)	
Latch up current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A) ^[4]	V _{cc}
Commercial	0 °C to +70 °C	$5 V \pm 10\%$
Industrial	–40 °C to +85 °C	$5 \text{ V} \pm 10\%$
Automotive-A	–40 °C to +85 °C	$5 \text{ V} \pm 10\%$
Automotive-E	–40 °C to +125 °C	$5 \text{ V} \pm 10\%$

Parameter	Description	Test Conditions			-55			-70		Unit
Farameter	Description			Min	Typ ^[5]	Max	Min	Typ ^[5]	Max	Unit
V _{OH}	Output HIGH voltage	V_{CC} = Min, I_{OH} = -1.	0 mA	2.4	-	-	2.4	-	-	V
V _{OL}	Output LOW voltage	V_{CC} = Min, I_{OL} = 2.1	mA	-	-	0.4	-	-	0.4	V
V _{IH}	Input HIGH voltage			2.2	-	V _{CC} + 0.5 V	2.2	-	V _{CC} + 0.5 V	V
V _{IL}	Input LOW voltage			-0.5	_	0.8	-0.5	_	0.8	V
I _{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$	$GND \le V_I \le V_{CC}$		_	+0.5	-0.5	_	+0.5	μA
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$, out	out disabled	-0.5	-	+0.5	-0.5	_	+0.5	μA
I _{CC}	V _{CC} operating supply	V _{CC} = Max,	LL-Commercial	-	-	_	-	25	50	mA
	current	I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	LL - Industrial	-	25	50	-	25	50	mA
		I - MAX - MRC	LL - Auto-A	-	25	50	-	25	50	mA
			LL - Auto-E	-	25	50	-	_	-	mA
I _{SB1}	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{IH}$,	LL-Commercial	-	-	_	-	0.3	0.5	mA
	power down current— TTL inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL},$ f = f _{MAX}	LL - Industrial	-	0.3	0.5	-	0.3	0.5	mA
		I – IMAX	LL - Auto-A	-	0.3	0.5	-	0.3	0.5	mA
			LL - Auto-E	-	0.3	0.5	-	_	-	mA
I _{SB2}	Automatic CE	<u>Ma</u> x. V _{CC} ,	LL-Commercial	-	-	_	-	0.1	5	μA
	power down current—	$\frac{\overline{CE} \ge V_{CC} - 0.3 \text{ V}}{V_{IN} \ge V_{CC} - 0.3 \text{ V}, \text{ or}}$	LL - Industrial	-	0.1	10	-	0.1	10	μA
	CMOS inputs	$V_{IN} \le V_{CC} = 0.3 \text{ V}, \text{ or}$ $V_{IN} \le 0.3 \text{ V}, \text{ f} = 0$	LL - Auto-A	-	0.1	10	-	0.1	10	μA
			LL - Auto-E	-	0.1	15	-	_	-	μA

Capacitance

Parameter ^[6]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = 5.0 V	6	pF
C _{OUT}	Output capacitance		8	pF

Notes


V_{IL} (min) = -2.0 V for pulse durations of less than 20 ns.
 T_A is the "Instant-On" case temperature.
 Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T_A = 25 °C, V_{CC}). Parameters are guaranteed by design and characterization, and not 100% tested.
 Tested initially and after any design or process changes that may affect these parameters.




Thermal Resistance

Parameter ^[7]	Description	Test Conditions	DIP	SOIC	TSOP	RTSOP	Unit
Θ_{JA}		Still air, soldered on a 4.25 × 1.125 inch, 4-layer printed circuit board	75.61	76.56	93.89	93.89	°C/W
ΘJC	Thermal resistance (junction to case)		43.12	36.07	24.64	24.64	°C/W










Data Retention Characteristics

Parameter	Descrip	otion	Conditions ^[8]	Min	Typ ^[9]	Max	Unit
V _{DR}	V _{CC} for data retention			2.0	-	-	V
I _{CCDR}			V_{CC} = 2.0V, $\overline{CE} \ge V_{CC} - 0.3V$,	-	0.1	5	μA
		LL - Industrial/Auto-A	$V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$	-	0.1	10	μA
		LL - Auto-E		_	0.1	10	μA
t _{CDR} ^[7]	Chip deselect to data rete	ention time		0	-	-	ns
t _R [7]	Operation recovery time			t _{RC}	-	-	ns

Figure 4. Data Retention Waveform



Notes

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. No input may exceed V_{CC} + 0.5 V. 9. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions ($T_A = 25$ °C, V_{CC}). Parameters are guaranteed by design and characterization, and not 100% tested.





Switching Characteristics

Over the Operating Range^[10]

Demonster	Description	CY62	256N-55	CY62	L Luc 14	
Parameter	Description	Min	Max	Min	Max	– Unit
Read Cycle	<u>.</u>					
t _{RC}	Read cycle time	55	-	70	_	ns
t _{AA}	Address to data valid	_	55	-	70	ns
t _{OHA}	Data hold from address change	5	-	5	-	ns
t _{ACE}	CE LOW to data valid	_	55	-	70	ns
t _{DOE}	OE LOW to data valid	_	25	-	35	ns
t _{LZOE}	OE LOW to low Z ^[11]	5	-	5	-	ns
t _{HZOE}	OE HIGH to high Z ^[11, 12]	_	20	-	25	ns
t _{LZCE}	CE LOW to low Z ^[11]	5	-	5	-	ns
t _{HZCE}	CE HIGH to high Z ^[11, 12]		20	-	25	ns
t _{PU}	CE LOW to power up	0	-	0	-	ns
t _{PD}	CE HIGH to power down	-	55	-	70	ns
Write Cycle ^{[13,}	14]					·
t _{WC}	Write cycle time	55	-	70	-	ns
t _{SCE}	CE LOW to write end	45	-	60	-	ns
t _{AW}	Address setup to write end	45	-	60	-	ns
t _{HA}	Address hold from write end	0	-	0	-	ns
t _{SA}	Address setup to write start	0	-	0	-	ns
t _{PWE}	WE pulse width	40	-	50	-	ns
t _{SD}	Data setup to write end	25	_	30	-	ns
t _{HD}	Data hold from write end	0	_	0	-	ns
t _{HZWE}	WE LOW to high Z ^[11, 12]	_	20	-	25	ns
t _{LZWE}	WE HIGH to low Z ^[11]	5	-	5	_	ns

Switching Waveforms






Notes

Notes
10. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified l_{OL}/l_{OH} and 100-pF load capacitance.
11. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
12. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in (b) of A<u>C</u> Test Loads. Transition is measured ±500 mV from steady-state voltage.
13. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the Write.
14. The minimum Write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.
15. Device is continuously selected. OE, CE = V_{IL}.
16 WE is HIGH for Read cycle

16. WE is HIGH for Read cycle.



Switching Waveforms (continued)



Notes 17. WE is HIGH for Read cycle.

18. Address valid prior to or coincident with CE transition LOW.

To Avoress valid prior to or coincident with CE transition LOW. 19. The internal Write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the Write. 20. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 21. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state. 22. During this period, the J/OS are in output of the and input is cleaned a back does not a seried.

22. During this period, the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)





Figure 9. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[23, 24]

Notes

Notes
23. The minimum Write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.
24. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
25. During this period, the I/Os are in output state and input signals should not be applied.




Typical DC and AC Characteristics







Typical DC and AC Characteristics (continued)



Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Output Disabled	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62256NLL-55SNXI	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	Industrial
	CY62256NLL-55ZXI	51-85071	28-pin TSOP I (Pb-free)	
	CY62256NLL-55ZXA	51-85071	28-pin TSOP I (Pb-free)	Automotive-A
	CY62256NLL-55SNXE	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	Automotive-E
	CY62256NLL-55ZXE	51-85071	28-pin TSOP I (Pb-free)	
70	CY62256NLL-70PXC	51-85017	28-pin (600-Mil) Molded DIP (Pb-free)	Commercial
	CY62256NLL-70SNXC	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	
	CY62256NLL-70ZRXI	51-85074	28-pin Reverse TSOP I (Pb-free)	Industrial
	CY62256NLL-70SNXA	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	Automotive-A

Do contact your local Cypress sales representative for availability of these parts

Ordering Code Definitions





Package Diagrams







Figure 11. 28-pin (300-mil) SNC (Narrow Body), 51-85092













DIMENSION IN MM MAX. MIN. 51-85071 *H

Figure 13. 28-pin TSOP I (8 × 13.4 mm), 51-85074

MAX. MIN.

NOTE: ORIENTATION LD MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2





51-85074-*F



Document History Page

	Document Title: CY62256N 256K (32K × 8) Static RAM Document Number: 001-06511							
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change				
**	426504	See ECN	NXR	New Data Sheet				
*A	488954	See ECN	NXR	Added Automotive product Updated ordering Information table				
*В	2715270	06/05/2009	VKN/AESA	Updated POD of 28-Pin (600-Mil) Molded DIP package (Spec# 51-85017)				
*C	2891344	03/12/2010	VKN	Added Table of Contents Removed "L" product information Updated Ordering Information table Updated Package Diagrams (Figure 10, Figure 11, and Figure 12) Updated Sales, Solutions, and Legal Information				
*D	3119519	01/04/2011	AJU	Updated Ordering Information. Added Ordering Code Definitions.				

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface Lighting & Power Control	cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc	PSoC Solutions psoc.cypress.com/solutions PSoC 1 PSoC 3 PSoC 5
Memory Optical & Image Sensing PSoC Touch Sensing USB Controllers Wireless/RF	cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless	

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-06511 Rev. *D

Revised January 4, 2011

Page 14 of 14

All products and company names mentioned in this document may be the trademarks of their respective holders.