

# **4096 BIT BIPOLAR TTL**

# PROGRAMMABLE READ ONLY MEMORY

#### Description

The  $\mu PB405C,~\mu PB405D,~\mu PB425C$  and  $\mu 425D$  are high speed, electrically programmable, fully decoded 4096 bit TTL read only memories. On-chip address decoding, four chip select inputs and open-collector/three-state outputs allow easy expansion of memory capability. The µPB405C, µPB405D, uPB425C and uPB425D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

#### **Features**

▶ 512 WORDS x 8 BITS organization (Fully decoded)

TTL Interface

: 40 ns MAX. (μPB405-2, μPB425-2) Fast read acces time

: 500 mW TYP. Medium power consumption

Four chip select inputs for memory expansion

Open-Collector outputs (μPB405C, μPB405D) / Three-state outputs

(μPB425C, μPB425D)

Cerdip 24-Lead Dual In-Line Package (μPB405D, μPB425D)

Plastic 24-Lead Dual In-Line Package (μPB405C, μPB425C)

Fast programming time


: 200 µs/bit TYP. : Signetics' 82S140/141,

 Compability with ti

Harris' HPROM HM-7640/7641 and

equivalent devices (as a ROM)

## **Connection Diagram** (Top View)



Pin names

· Address Inputs A0 - A8 : Data Outputs 01 - 08

CS1, CS2, CS3, CS4 : Chip Select Inputs No Connection NC : Power Supply (+5V)

VCC : Ground



#### Operation

First we define an internal Chip Select logic by four Chip Select inputs:

 $CS' = \overline{CS}_1 + \overline{CS}_2 + \overline{CS}_3 \cdot \overline{CS}_4$ 

That is, CS' is a logical zero (low) if and only if  $\overline{CS}_1 = \overline{CS}_2 = 0$  and  $CS_3 = CS_4 = 1$ , While CS' is a logical one (high) in all the other cases.

#### 1. Programming


A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First, the desired word is selected by the nine address inputs in TTL levels.

The four Chip Select inputs must be set so that CS' is a logical one. Secondly, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

#### 2. Reading

To read the memory, the four Chip Select inputs must be set so that CS' is a logical zero. The outputs then correspond to the data programmed in the selected words. When the four Chip Select inputs are set so that CS' becomes a logical one, all the outputs will be high (floating).

### Logic Diagram





#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	Vcc	-0.5 to $+7.0$	٧
Input Voltage	Vı	-0.5 to $+5.5$	٧
Output Voltage	Vo	-0.5 to $+5.5$	٧
Output Current	lo	50	mΑ
Operating Temperature	Topt	-25 to +75	.c
Storage Temperature (Cerdip Package)	$T_{stg}$	-65 to +150	•C
Storage Temperature (Plastic Package)	$T_{stg}$	-55 to $+125$	•C

# D.C. CHARACTERISTICS ( $V_{CC}$ =4.5 to 5.5 V, $T_a$ =0 to +75 °C)

Γ	CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
	Input High Voltage	VIH	2.0			٧	
$\vdash$	Input Low Voltage	VIL			0.85	V	
	Input High Current	liн			40	μА	$V_1 = 5.5 \text{ V}$ $V_{CC} = 5.5 \text{ V}$
H	Input Low Current	— IIL			0.25	mA	V <sub>I</sub> =0.4 V V <sub>CC</sub> =5.5 V
H	Output Low Voltage	VoL			0.45	V	$I_0 = 16 \text{ mA}$ $V_{CC} = 4.5 \text{ V}$
$\vdash$	Output Leakage Current	l <sub>OFF1</sub>			40	μА	V <sub>0</sub> = 5.5 V V <sub>CC</sub> = 5.5 V
$\vdash$	Output Leakage Current	-1 off2			40	μА	V <sub>0</sub> = 0.4 V V <sub>CC</sub> = 5.5 V
H	Input Clamp Voltage	- Vic			1.2	V	$I_{I} = -18 \text{ mA}$ $V_{CC} = 4.5 \text{ V}$
$\vdash$	Power Supply Current	lcc		100	160	mA	All Inputs Grounded. V <sub>CC</sub> =5.5 V
	Output High Voltage	Voн	2.4			V	$I_0 = -2.4 \text{ mA}$ $V_{CC} = 4.5 \text{ V}$
*	Output Short Circuit Current	-1 sc	15		60	mA	V <sub>0</sub> =0 V

<sup>\*</sup>Note: Applicable to µPB425C,µPB425D

# CAPACITANCE ( $V_{CC}=5$ V, f= I MHz, $T_a=25$ °C)

CHARACTERISTIC	SYMB0L	MIN.	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	CiN		8	ρF	V <sub>IN</sub> =2.5 V
Output Capacitance	Соит		10	pF	V <sub>OUT</sub> = 2.5 V

# A.C. CHARACTERISTICS ( $V_{CC}$ =4.5 to 5.5 V, $T_a$ =0 to +75 °C)

CHARACTERISTIC	0)/1.4501			μPB405C-1,μPB425C-1 μPB405D-1,μPB425D-1				UNIT
	SYMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Address Access Time	t AA		40		50		60	ns
Chip Select Access Time	t ACS		30		30		40	ns
Chip Select Disable Time	t DCS		30		30		40	ns


Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level,

less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. C<sub>L</sub> in Fig. 1 includes jig and probe stray capacitances.





#### Programming Specification

It is imperative that this specification be rigorously observed in order to correctly program the  $\mu\text{PB405C},\,\mu\text{PB405D},\,\mu\text{PB425C}$  and  $\mu\text{PB425D}.\,\text{NEC}$  will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ±5	°C	
Programming Pulse			
Amplitude	200 ±5 %	mA	
Clamp Voltage	28 +0 % -2 %	\ \ \	
Ramp Rate (Both in Rise and in Fall)	70 MAX.	V/ <b>µ</b> s	
Pulse Width	7.5 ±5 %	μs	15 V point/150 $\Omega$ load.
Duty Cycle	70 % MIN.		
Sense Current			
Amplitude	20 ±0.5	mA	
Clamp Voltage	28 +0 % -2 %	V	
Ramp Rate	70 MAX.	V/ <b>µ</b> s	15 V point/150 $\Omega$ load.
Sense Current Interruption before and after address change	10 MIN.	μs	
Programming V <sub>CC</sub>	5.0 +5 % -0 %	V	
Maximum Sensed Voltage* for programmed "1"	7.0 ±0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μs	

A bit is judged to be programmed when two successive sense readings 10 µs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train, then the sense current is terminated.





Fig. 2 Typical Output Voltage Waveform.



# **Package Dimensions**

# 24PIN Plastic DIP

Item	Millimeters
A	33.02 max
В	2.54 max
С	2.54 [TP]
D	.50 ± .10
E	27.94
F	1.2 min
G	3.5 ± 0.3
н	.51 min
1	4.31 max
J	5.72 max
K	15.24 [TP]
L	13.2
M	.25 <sup>+.10</sup> 05



## 24PIN Cerdip

item	Millimeters
A	33.02 max
В	2.54 max
С	2.54 [TP]
D	.50 ± .010
E	27.94
F	1.2 min
G	3.0 ± .3
н	.51 min
1	3.80
J	5.08 max
K	15.24 [TP]
L	13.21
M	.25 ± .05

