


7/8-Bit Quad SPI Digital POT with Non-Volatile Memory


Features

- Quad Resistor Network
- · Potentiometer or Rheostat configuration options
- Resistor Network Resolution
 - 7-bit: 128 Resistors (129 Taps)
 - 8-bit: 256 Resistors (257 Taps)
- R_{AB} Resistances options of:
 - 5 kΩ
 - 10 kΩ
 - 50 kΩ
 - 100 kΩ
- Zero Scale to Full Scale Wiper operation
- Low Wiper Resistance: 75 Ω (typical)
- Low Tempco:
 - Absolute (Rheostat): 50 ppm typical (0°C to 70°C)
 - Ratiometric (Potentiometer): 15 ppm typical
- Non-volatile Memory
 - Automatic Recall of Saved Wiper Setting
 - WiperLock™ Technology
- SPI serial interface (10 MHz, modes 0,0 & 1,1)
 - High-Speed Read/Writes to wiper registers
 - Read/Write to Data EEPROM registers
 - Serially enabled EEPROM write protect
- Resistor Network Terminal Disconnect Feature via Terminal Control (TCON) Register
- · Reset input pin
- Write Protect Feature:
 - Hardware Write Protect (WP) Control pin
 - Software Write Protect (WP) Configuration bit
- Brown-out reset protection (1.5V typical)
- Serial Interface Inactive current (2.5 uA typical)
- High-Voltage Tolerant Digital Inputs: Up to 12.5V
- Supports Split Rail Applications
- Internal weak pull-up on all digital inputs
- Wide Operating Voltage:
 - 2.7V to 5.5V Device Characteristics Specified
 - 1.8V to 5.5V Device Operation
- Wide Bandwidth (-3 dB) Operation:
- 2 MHz (typical) for 5.0 k Ω device
- Extended temperature range (-40°C to +125°C)

Package Types (Top View)



Device Block Diagram



Device Features

	Ts		_ e	~	Lock ology	oer g	Resistance (typic	cal)	sd	V _{DD}	
Device	# of POTs	Wiper Configuration	Control Interface	Memor Type	WiperLo Technolo	POR Wiper Setting	R _{AB} Options (kΩ)	Wiper - R _W (Ω)	# of Taps	Operating Range ⁽²⁾	
MCP4331 (3)	4	Potentiometer ⁽¹⁾	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V	
MCP4332 ⁽³⁾	4	Rheostat	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V	
MCP4341	4	Potentiometer ⁽¹⁾	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V	
MCP4342	4	Rheostat	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V	
MCP4351 (3)	4	Potentiometer ⁽¹⁾	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V	
MCP4352 ⁽³⁾	4	Rheostat	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V	
MCP4361	4	Potentiometer ⁽¹⁾	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V	
MCP4362	4	Rheostat	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V	

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).

2: Analog characteristics only tested from 2.7V to 5.5V unless otherwise noted.

3: Please check Microchip web site for device release and availability.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Voltage on V_{DD} with respect to V_{SS}
RESET with respect to V _{SS} 0.6V to 12.5V
Voltage on all other pins (PxA, PxW, PxB, and
SDO) with respect to V_{SS}
Input clamp current, I _{IK}
$(V_{I} < 0, V_{I} > V_{DD}, V_{I} > V_{PP} \text{ ON HV pins})$ ±20 mA
Output clamp current, I _{OK}
$(V_{O} < 0 \text{ or } V_{O} > V_{DD})$ ±20 mA
Maximum output current sunk by any Output pin
Maximum output current sourced by any Output pin
Maximum current out of V _{SS} pin100 mA
Maximum current into V _{DD} pin100 mA
Maximum current into PxA, PxW & PxB pins±2.5 mA
Storage temperature65°C to +150°C
Ambient temperature with power applied
-40°C to +125°C
40°C to +125°C Package power dissipation ($T_A = +50$ °C, $T_J = +150$ °C)
$\label{eq:tau} \begin{array}{l} -40^\circ C \ to \ +125^\circ C \\ \mbox{Package power dissipation } (T_A \ = \ +50^\circ C, \ T_J \ = \ +150^\circ C) \\ \mbox{TSSOP-14} 1000 \ mW \end{array}$
$\label{eq:2.1} \begin{array}{llllllllllllllllllllllllllllllllllll$
$\label{eq:transform} \begin{array}{llllllllllllllllllllllllllllllllllll$
$\label{eq:transform} \begin{array}{llllllllllllllllllllllllllllllllllll$
$\label{eq:transform} \begin{array}{llllllllllllllllllllllllllllllllllll$

Maximum Junction Temperature (T_J)+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

DC Characteristics	1	Operating All param V _{DD} = +2	Temperat eters appl .7V to 5.5\	ting Conditions (unless otherwise specified)rature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)oply across the specified operating ranges unless noted5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices.ions represent values for $V_{DD} = 5.5V$, $T_A = +25^{\circ}C$.					
Parameters	Sym	Min	Тур	Мах	Units		Conditions		
Supply Voltage	V _{DD}	2.7	—	5.5	V				
		1.8	—	2.7	V	Serial I	nterface only.		
CS, S <u>DI,</u> SDO, SCK, WP, RESET	V_{HV}	V _{SS}	—	12.5V	V	V _{DD} ≥ 4.5V	The \overline{CS} pin will be at one of three input levels		
pin Voltage Range		V _{SS}	_	V _{DD} + 8.0V	V	V _{DD} < 4.5V	(V _{IL} , V _{IH} or V _{IHH}). (Note 6)		
V _{DD} Start Voltage to ensure Wiper Reset	V _{BOR}	_	—	1.65	V	RAM retention voltage (V_{RAM}) < V_{BOR}			
V _{DD} Rise Rate to ensure Power-on Reset	V _{DDRR}		(Note 9)		V/ms				
Delay after device exits the reset state $(V_{DD} > V_{BOR})$	T _{BORD}	-	10	20	μs				
Supply Current (Note 10)	I _{DD}	-	_	450	μA	$V_{DD} = \xi$	nterfa <u>ce</u> Active, 5.5V, CS = V _{IL} , SCK @ 5 MHz, I 0's to volatile Wiper 0 (address		
		_	_	1	mA	$V_{DD} = \xi$	te Current, 5.5V, CS = V _{IL} , SCK @ 5 MHz, I 0's to non-volatile Wiper 0 ss 2h)		
		_	2.5	5	μA		nterface Inactive, _{IH} , V _{DD} = 5.5V		
		_	0.55	1	mA	V _{DD} = 5 SCK @	nterface Active, 5.5V, CS = V _{IHH} , 2 5 MHz, nent non-volatile Wiper 0 ss 2h)		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- **2:** INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.
- 3: MCP43X1 only.
- 4: MCP43X2 only, includes V_{WZSE} and V_{WFSE}.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.

DC Characteristic	S	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices.Typical specifications represent values for $V_{DD} = 5.5V$, $T_A = +25^{\circ}C$.								
Parameters	Sym	Min	Тур	Max	Units		Conditions			
Resistance	R _{AB}	4.0	5	6.0	kΩ	-502 de	evices (Note 1)			
(± 20%)		8.0	10	12.0	kΩ	-103 de	evices (Note 1)			
		40.0	50	60.0	kΩ	-503 de	evices (Note 1)			
		80.0	100	120.0	kΩ	-104 de	evices (Note 1)			
Resolution	N		257		Taps	8-bit	No Missing Codes			
			129		Taps	7-bit	No Missing Codes			
Step Resistance	R _S	—	R _{AB} / (256)	—	Ω	8-bit	Note 6			
		—	R _{AB} / (128)	—	Ω	7-bit	Note 6			
Nominal	(R _{ABWC} - R _{ABMEAN}) / R _{ABMEAN}	_	0.2	1.50	%	MCP43	MCP43X1 devices only			
Resistance Match			0.2	1.25	%					
			0.2	1.0	%					
			0.2	1.0	%					
	(R _{BWWC} -	_	0.25	1.75	%	Code =	= Full Scale			
	R _{BWMEAN}) /	_	0.25	1.50	%					
	R _{BWMEAN}	_	0.25	1.25	%					
		_	0.25	1.25	%					
Wiper Resistance	R _W	_	75	160	Ω	$V_{DD} = $	5.5 V, I _W = 2.0 mA, code = 00h			
(Note 3, Note 4)		_	75	300	Ω	$V_{DD} = 2$	2.7 V, $I_W = 2.0 \text{ mA}$, code = 00h			
Nominal	ΔR _{AB} /ΔT	_	50	—	ppm/°C	$T_{A} = -2$	0°C to +70°C			
Resistance Tempco			100	—	ppm/°C	$T_A = -4$	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$			
			150		ppm/°C	$T_{A} = -4$	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			
Ratiometeric Tempco	$\Delta V_{WB} / \Delta T$	_	15		ppm/°C	Code =	- Midscale (80h or 40h)			

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- **2:** INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.
- 3: MCP43X1 only.
- 4: MCP43X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.

DC Characteristics	5	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices.Typical specifications represent values for $V_{DD} = 5.5V$, $T_A = +25^{\circ}C$.						
Parameters	Sym	Min	Min Typ Max Units Conditions					
Resistor Terminal Input Voltage Range (Terminals A, B and W)	V _A ,V _W ,V _B	Vss		V _{DD}	V	Note 5, Note 6		
Maximum current through A, W or B	Ι _W	_	_	2.5	mA	Note 6 , Worst case current through wiper when wiper is either Full Scale or Zero Scale.		
Leakage current	I _{WL}	_	100	_	nA	MCP43X1 PxA = PxW = PxB = V _{SS}		
into A, W or B		—	100	—	nA	MCP43X2 $PxB = PxW = V_{SS}$		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- **2:** INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.
- 3: MCP43X1 only.
- 4: MCP43X2 only, includes V_{WZSE} and $V_{WFSE}.$
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.

DC Characteristics	5	$ \begin{array}{lllllllllllllllllllllllllllllll$						
Parameters	Sym	Min	Тур	Max	Units		(Conditions
Full Scale Error	V _{WFSE}	-6.0	-0.1	_	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
(MCP43X1 only) (8-bit code = 100h,		-4.0	-0.1	_	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
7-bit code = 80h		-3.5	-0.1		LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
,		-2.0	-0.1		LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$
		-0.8	-0.1		LSb	50 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
		-0.5	-0.1		LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$
		-0.5	-0.1		LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
		-0.5	-0.1		LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$
Zero Scale Error	V _{WZSE}		+0.1	+6.0	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
(MCP43X1 only) (8-bit code = 00h,			+0.1	+3.0	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
7-bit code = 00h		_	+0.1	+3.5	LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
,		_	+0.1	+2.0	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$
			+0.1	+0.8	LSb	50 k Ω	8-bit	$3.0V \le V_{DD} \le 5.5V$
			+0.1	+0.5	LSb		7-bit $3.0V \le V_{DD} \le 5.5V$	$3.0V \leq V_{DD} \leq 5.5V$
		_	+0.1	+0.5	LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
		—	+0.1	+0.5	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
Potentiometer	INL	-1	±0.5	+1	LSb	8-bit		$\leq V_{DD} \leq 5.5V$
Integral Non-linearity		-0.5	±0.25	+0.5	LSb	7-bit	MCP4 (Note	I3X1 devices only2)
Potentiometer	DNL	-0.5	±0.25	+0.5	LSb	8-bit		$\leq V_{DD} \leq 5.5V$
Differential Non-linearity		-0.25	±0.125	+0.25	LSb	7-bit	MCP4 (Note	I3X1 devices only2)
Bandwidth -3 dB	BW	—	2	_	MHz	5 kΩ	8-bit	Code = 80h
(See Figure 2-54,			2	_	MHz		7-bit	Code = 40h
load = 30 pF)		—	1		MHz	10 k Ω	8-bit	Code = 80h
			1	_	MHz		7-bit	Code = 40h
		—	200	_	kHz	50 k Ω	8-bit	Code = 80h
			200	_	kHz		7-bit	Code = 40h
			100	_	kHz	100 kΩ	8-bit	Code = 80h
			100	_	kHz		7-bit	Code = 40h

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

- 3: MCP43X1 only.
- 4: MCP43X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.

DC Characteristics		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)All assessments and the specified spectrum standard spect							
	•	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for $V_{DD} = 5.5V$, $T_A = +25^{\circ}C$.							
Parameters	Sym	Min	Тур	Max	Units			Conditions	
Rheostat Integral	R-INL	-1.5	±0.5	+1.5	LSb	5 kΩ	8-bit	5.5V, Ι _W = 900 μA	
Non-linearity MCP43X1		-8.25	+4.5	+8.25	LSb			3.0V, I _W = 480 μA (Note 7)	
(Note 4, Note 8) MCP43X2 devices		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I _W = 900 µA	
only (Note 4)		-6.0	+4.5	+6.0	LSb			3.0V, I _W = 480 μA (Note 7)	
		-1.5	±0.5	+1.5	LSb	10 k Ω	8-bit	5.5V, Ι _W = 450 μA	
		-5.5	+2.5	+5.5	LSb			3.0V, I _W = 240 μA (Note 7)	
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, Ι _W = 450 μA	
		-4.0	+2.5	+4.0	LSb			3.0V, I _W = 240 μA (Note 7)	
		-1.5	±0.5	+1.5	LSb	50 k Ω	8-bit	5.5V, I _W = 90 µA	
		-2.0	+1	+2.0	LSb			3.0V, Ι _W = 48 μA (Note 7)	
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, Ι _W = 90 μA	
		-1.5	+1	+1.5	LSb			3.0V, I _W = 48 μA (Note 7)	
		-1.0	±0.5	+1.0	LSb	100 kΩ	8-bit	5.5V, I _W = 45 µA	
		-1.5	+0.25	+1.5	LSb			3.0V, I _W = 24 μA (Note 7)	
		-0.8	±0.5	+0.8	LSb		7-bit	5.5V, I _W = 45 µA	
		-1.125	+0.25	+1.125	LSb			3.0V, I _W = 24 μA (Note 7)	

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

- 3: MCP43X1 only.
- 4: MCP43X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.

	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
DC Characteristics	5	$V_{DD} = +2.$	7V to 5.5\	/, 5 kΩ, 10	kΩ, 50 kΩ	d operating ranges unless noted. 2, 100 k Ω devices. or V _{DD} = 5.5V, T _A = +25°C.			
Parameters	Sym	Min	Тур	Max	Units		(Conditions	
Rheostat	R-DNL	-0.5	±0.25	+0.5	LSb	5 kΩ	8-bit	5.5V, Ι _W = 900 μA	
Differential Non-linearity		-1.0	+0.5	+1.0	LSb			3.0V (Note 7)	
MCP43X1		-0.375	±0.25	+0.375	LSb	7-bit 10 kΩ 8-bit	7-bit	5.5V, Ι _W = 900 μA	
(Note 4, Note 8)		-0.75	+0.5	+0.75	LSb		3.0V (Note 7)		
MCP43X2 devices		-0.5	±0.25	+0.5	LSb		5.5V, I _W = 450 µA		
only (Note 4)		-1.0	+0.25	+1.0	LSb			3.0V (Note 7)	
		-0.375	±0.25	+0.375	LSb	7-bit	5.5V, I _W = 450 µA		
		-0.75	+0.5	+0.75	LSb			3.0V (Note 7)	
		-0.5	±0.25	+0.5	LSb	50 kΩ	8-bit	5.5V, I _W = 90 µA	
		-0.5	±0.25	+0.5	LSb			3.0V (Note 7)	
		-0.375	±0.25	+0.375	LSb	_	7-bit	5.5V, I _W = 90 µA	
		-0.375	±0.25	+0.375	LSb			3.0V (Note 7)	
		-0.5	±0.25	+0.5	LSb	100 kΩ	8-bit	5.5V, Ι _W = 45 μA	
		-0.5	±0.25	+0.5	LSb			3.0V (Note 7)	
		-0.375	±0.25	+0.375	LSb	_	7-bit	5.5V, Ι _W = 45 μA	
		-0.375	±0.25	+0.375	LSb			3.0V (Note 7)	
Capacitance (P _A)	C _{AW}		75	—	pF	f =1 MH	z, Cod	e = Full Scale	
Capacitance (P_w)	C _W		120	—	pF	f =1 MH	z, Cod	e = Full Scale	
Capacitance (P _B)	C _{BW}	—	75	—	pF	f =1 MH	z, Cod	e = Full Scale	

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

3: MCP43X1 only.

- 4: MCP43X2 only, includes V_{WZSE} and V_{WFSE}.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.

DC Characteristics		$ \begin{array}{lllllllllllllllllllllllllllllll$						
Parameters	Min	Тур	Max	Units	Conditions			
Digital Inputs/Outp	uts (CS, SDI,	SDO, SCK,	WP, RES	ET)				
Schmitt Trigger High Input Threshold	V _{IH}	0.45 V _{DD}	_	_	V	$2.7V \leq V_{DD} \leq 5.5V$ (Allows 2.7V Digital V_{DD} with 5V Analog V_{DD})		
		0.5 V _{DD}	—	—	V	$1.8V \le V_{DD} \le 2.7V$		
Schmitt Trigger Low Input Threshold	V _{IL}	—	—	0.2V _{DD}	V			
Hysteresis of Schmitt Trigger Inputs	V _{HYS}	—	0.1V _{DD}	—	V			
High Voltage Input Entry Voltage	V _{IHH}	8.5		12.5 ⁽⁶⁾	V	Threshold for WiperLock™ Technology		
High Voltage Input Exit Voltage	V _{IHH}	—	—	V _{DD} + 0.8V	V			
High Voltage Limit	V _{MAX}	—	—	12.5 ⁽⁶⁾	V	Pin can tolerate V _{MAX} or less.		
Output Low	V _{OL}	V _{SS}	—	0.3V _{DD}	V	I _{OL} = 5 mA, V _{DD} = 5.5V		
Voltage (SDO)		V _{SS}	—	0.3V _{DD}	V	I _{OL} = 1 mA, V _{DD} = 1.8V		
Output High	V _{OH}	$0.7V_{DD}$	—	V _{DD}	V	I _{OH} = -2.5 mA, V _{DD} = 5.5V		
Voltage (SDO)		$0.7V_{DD}$	_	V _{DD}	V	I _{OL} = -1 mA, V _{DD} = 1.8V		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

3: MCP43X1 only.

- 4: MCP43X2 only, includes V_{WZSE} and V_{WFSE}.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.

8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.


		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)							
DC Characteristic	5	$V_{DD} = +2.$	eters apply across the specified operating ranges unless noted. 7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. ecifications represent values for V_{DD} = 5.5V, T_A = +25°C.						
Parameters	Sym	Min	Тур	Max	Units		Conditions		
Weak Pull-up Current	I _{PU}	_	—	1.75	mA		al V _{DD} pull-up, V _{IHH} pull-down, 5.5V, V _{CS} = 12.5V		
		—	170	_	μA	CS pin	$V_{DD} = 5.5V, V_{\overline{CS}} = 3V$		
CS Pull-up / Pull-down Resistance	R _{CS}	—	16	_	kΩ		5.5V, V _{CS} = 3V		
RESET Pull-up Resistance	R _{RESET}	—	16	_	kΩ	V _{DD} =	5.5V, V _{RESET} = 0V		
Input Leakage Current	Ι _{ΙL}	-1	—	1	μA		$V_{IN} = V_{DD}$ (all pins) and $V_{IN} = V_{SS}$ (all pins except RESET)		
Pin Capacitance	C _{IN} , C _{OUT}	—	10	_	pF	$f_{\rm C} = 20 \text{ MHz}$			
RAM (Wiper, TCO	N) Value					•			
Value Range	N	0h	_	1FFh	hex	8-bit de	evice		
		0h	—	1FFh	hex	7-bit device			
TCON POR/BOR Setting			1FF		hex	All Terr	ninals connected		
EEPROM		-							
Endurance	E _{ndurance}	_	1M		Cycles				
EEPROM Range	N	0h	—	1FFh	hex				
Initial NV Wiper	N		080h		hex	8-bit	WiperLock Technology = Off		
POR/BOR Setting			040h		hex	7-bit	WiperLock Technology = Off		
Initial EEPROM POR/BOR Setting	Ν		000h		hex				
EEPROM Programming Write Cycle Time	t _{WC}	—	3	10	ms				
Power Requireme	nts								
Power Supply Sensitivity	PSS	_	0.0015	0.0035	%/%	8-bit	$V_{DD} = 2.7V$ to 5.5V, $V_A = 2.7V$, Code = 80h		
(MCP43X1)			0.0015	0.0035	%/%	7-bit	$V_{DD} = 2.7V$ to 5.5V, $V_A = 2.7V$, Code = 40h		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

- 3: MCP43X1 only.
- 4: MCP43X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.

1.1 SPI Mode Timing Waveforms and Requirements





Timing Characteristic	$\begin{array}{ll} \textbf{Standard Operating Conditions (unless otherwise specified)}\\ \textbf{Operating Temperature} & -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C} \text{ (extended)}\\ \textbf{All parameters apply across the specified operating ranges unless noted.}\\ \textbf{V}_{\text{DD}} = +2.7\text{V to } 5.5\text{V}, 5 \text{ k}\Omega, 10 \text{ k}\Omega, 50 \text{ k}\Omega, 100 \text{ k}\Omega \text{ devices.}\\ \textbf{Typical specifications represent values for } \textbf{V}_{\text{DD}} = 5.5\text{V}, \ \textbf{T}_{\text{A}} = +25^{\circ}\text{C}. \end{array}$							
Parameters	Sym	Min Typ Max Units Conditions						
RESET pulse width	t _{RST}	50	—		ns			
RESET rising edge normal mode (Wiper driving and SPI interface operational)	t _{RSTD}	—		20	ns			




TABLE 1-2:SPI REQUIREMENTS (MODE = 11)

#	Characteristic	Symbol	Min	Max	Units	Conditions
	SCK Input Frequency	F _{SCK}	_	10	MHz	V _{DD} = 2.7V to 5.5V
				1	MHz	V_{DD} = 1.8V to 2.7V
70	CS Active (V _{IL} or V _{IHH}) to SCK↑ input	TcsA2scH	60		ns	
71	SCK input high time	TscH	45		ns	$V_{DD} = 2.7V \text{ to } 5.5V$
			500		ns	V_{DD} = 1.8V to 2.7V
72	SCK input low time	TscL	45	_	ns	$V_{DD} = 2.7V \text{ to } 5.5V$
			500	_	ns	V_{DD} = 1.8V to 2.7V
73	Setup time of SDI input to SCK [↑] edge	TDIV2scH	10	-	ns	V_{DD} = 2.7V to 5.5V
			20	_	ns	V_{DD} = 1.8V to 2.7V
74	Hold time of SDI input from SCK [↑] edge	TscH2DIL	20		ns	
77	CS Inactive (V _{IH}) to SDO output hi-impedance	TcsH2DOZ		50	ns	Note 1
80	SDO data output valid after SCK \downarrow edge	TscL2DoV		70	ns	$V_{DD} = 2.7V \text{ to } 5.5V$
				170	ns	V_{DD} = 1.8V to 2.7V
83	CS Inactive (V _{IH}) after SCK↑ edge	TscH2csI	100		ns	$V_{DD} = 2.7V \text{ to } 5.5V$
			1		ms	V_{DD} = 1.8V to 2.7V
84	Hold time of \overline{CS} Inactive (V _{IH}) to	TcsA2csI	50		ns	
	CS Active (V _{IL} or V _{IHH})					

Note 1: This specification by design.






TABLE 1-3:SPI REQUIREMENTS (MODE = 00)

#	Characteristic	Symbol	Min	Max	Units	Conditions
	SCK Input Frequency	F _{SCK}	_	10	MHz	V _{DD} = 2.7V to 5.5V
			—	1	MHz	V_{DD} = 1.8V to 2.7V
70	CS Active (V _{IL} or V _{IHH}) to SCK↑ input	TcsA2scH	60	—	ns	
71	SCK input high time	TscH	45	—	ns	$V_{DD} = 2.7V \text{ to } 5.5V$
			500	—	ns	V_{DD} = 1.8V to 2.7V
72	SCK input low time	TscL	45		ns	$V_{DD} = 2.7V$ to 5.5V
			500	—	ns	V_{DD} = 1.8V to 2.7V
73	Setup time of SDI input to SCK [↑] edge	TDIV2scH	10	—	ns	
74	Hold time of SDI input from SCK↑ edge	TscH2DIL	20	—	ns	
77	CS Inactive (VIH) to SDO output hi-impedance	TcsH2DoZ	—	50	ns	Note 1
80	SDO data output valid after SCK \downarrow edge	TscL2DOV	—	70	ns	V_{DD} = 2.7V to 5.5V
				170	ns	V_{DD} = 1.8V to 2.7V
82	SDO data output valid after	TssL2doV	—	85	ns	
	CS Active (V _{IL} or V _{IHH})					
83	CS Inactive (V _{IH}) after SCK↓ edge	TscH2csI	100	—	ns	V _{DD} = 2.7V to 5.5V
			1		ms	V _{DD} = 1.8V to 2.7V
84	Hold time of CS Inactive (V _{IH}) to	TcsA2csI	50	—	ns	
	CS Active (V _{IL} or V _{IHH})					

Note 1: This specification by design.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = +2.7V$ to +5.5V, $V_{SS} = GND$.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Specified Temperature Range	T _A	-40	—	+125	°C				
Operating Temperature Range	T _A	-40	—	+125	°C				
Storage Temperature Range	T _A	-65	—	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 14L-TSSOP	θ_{JA}	—	100	—	°C/W				
Thermal Resistance, 20L-QFN	θ_{JA}	—	43	—	°C/W				
Thermal Resistance, 20L-TSSOP	θ_{JA}	—	90	—	°C/W				

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Device Current (I_{DD}) vs. SPI Frequency (f_{SCK}) and Ambient Temperature (V_{DD} = 2.7V and 5.5V).




FIGURE 2-2: Device Current (I_{SHDN}) and V_{DD} . ($\overline{CS} = V_{DD}$) vs. Ambient Temperature.




FIGURE 2-3: Write Current (I_{WRITE}) vs. Ambient Temperature and V_{DD} .




FIGURE 2-4: \overline{CS} Pull-up/Pull-downResistance ($R_{\overline{CS}}$) and Current ($I_{\overline{CS}}$) vs. \overline{CS} InputVoltage ($V_{\overline{CS}}$) (V_{DD} = 5.5V).




FIGURE 2-5: \overline{CS} High Input Entry/Exit Threshold vs. Ambient Temperature and V_{DD}.




FIGURE 2-6: $5 k\Omega$ Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 5.5V$).




FIGURE 2-7: 5 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 3.0V$).




FIGURE 2-8: $5 k\Omega$ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.




FIGURE 2-9: 5 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 5.5V$).




FIGURE 2-10: 5 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 3.0V$).




FIGURE 2-11: $5 k\Omega - R_{WB}(\Omega)$ vs. Wiper Setting and Ambient Temperature.




FIGURE 2-12: $5 k\Omega$ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V) (1 µs/Div).




FIGURE 2-13: $5 k\Omega$ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).




FIGURE 2-14: $5 k\Omega$ – Power-Up Wiper Response Time (20 ms/Div).




FIGURE 2-15: $5 k\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V) (1 µs/Div).




FIGURE 2-16: $5 k\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).




FIGURE 2-17: 10 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-18: 10 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).




FIGURE 2-19: 10 $k\Omega$ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.




FIGURE 2-20: 10 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 5.5V$).




FIGURE 2-21: 10 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 3.0V$).




FIGURE 2-22: 10 $k\Omega - R_{WB}(\Omega)$ vs. Wiper Setting and Ambient Temperature.




FIGURE 2-23: 10 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V) (1 μ s/Div).




FIGURE 2-24: 10 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V) (1 μ s/Div).




FIGURE 2-25: 10 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V) (1 μ s/Div).




FIGURE 2-26: 10 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V) (1 μ s/Div).




FIGURE 2-27: 50 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-28: 50 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).




FIGURE 2-29: 50 k Ω – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.




FIGURE 2-30: 50 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 5.5V$).




FIGURE 2-31: 50 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 3.0V$).




FIGURE 2-32: 50 k Ω – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature.




FIGURE 2-33: 50 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V) (1 μ s/Div).




FIGURE 2-34: 50 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V) (1 μ s/Div).




FIGURE 2-35: 50 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V) (1 μ s/Div).




FIGURE 2-36: 50 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V) (1 μ s/Div).




FIGURE 2-37: 100 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 5.5V$).




FIGURE 2-38: 100 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 3.0V$).




FIGURE 2-39: 100 $k\Omega$ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD} .




FIGURE 2-40: 100 k Ω Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-41: 100 k Ω Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).




FIGURE 2-42: 100 $k\Omega - R_{WB}(\Omega)$ vs. Wiper Setting and Ambient Temperature.




FIGURE 2-43: 100 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V) (1 μ s/Div).




FIGURE 2-44: 100 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V) (1 μ s/Div).




FIGURE 2-45: 100 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V) (1 μ s/Div).




FIGURE 2-46: 100 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V) (1 μ s/Div).




FIGURE 2-47: V_{IH} (SDI, SCK, \overline{CS} , and \overline{RESET}) vs. V_{DD} and $\overline{Temperature}$.




FIGURE 2-48: V_{IL} (SDI, SCK, \overline{CS} , andRESET) vs. V_{DD} and Temperature.




FIGURE 2-49: I_{OH} (SDO) vs. V_{DD} and Temperature.




FIGURE 2-50: I_{OL} (Temperature.

-50: I_{OL} (SDO) vs. V_{DD} and

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$.




FIGURE 2-51: Nominal EEPROM Write Cycle Time vs. V_{DD} and Temperature.




FIGURE 2-52: POR/BOR Trip point vs. V_{DD} and Temperature.




FIGURE 2-53: SCK Input Frequency vs. Voltage and Temperature.

2.1 Test Circuits




FIGURE 2-54:-3 db Gain vs. FrequencyTest.

NOTES:

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1. Additional descriptions of the device pins follows.

TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP434X/436X

Pin						Weak				
TSS	SOP	QFN	Sympol	I/O	Buffer	Pull-up/ down	Standard Function			
14L	20L	20L	Symbol	1/0	Туре	(Note 1)				
_	1	19	P3A	А	Analog	No	Potentiometer 3 Terminal A			
1	2	20	P3W	А	Analog	No	Potentiometer 3 Wiper Terminal			
2	3	1	P3B	А	Analog	No	Potentiometer 3 Terminal B			
3	4	2	CS	I	HV w/ST	"smart"	SPI Chip Select Input			
4	5	3	SCK	Ι	HV w/ST	"smart"	SPI Clock Input			
5	6	4	SDI	I	HV w/ST	"smart"	SPI Serial Data Input			
6	7	5	V_{SS}		Р		Ground			
7	8	6	P1B	А	Analog	No	Potentiometer 1 Terminal B			
8	9	7	P1W	А	Analog	No	Potentiometer 1 Wiper Terminal			
	10	8	P1A	А	Analog	No	Potentiometer 1 Terminal A			
	11	9	P0A	А	Analog	No	Potentiometer 0 Terminal A			
9	12	10	P0W	А	Analog	No	Potentiometer 0 Wiper Terminal			
10	13	11	P0B	А	Analog	No	Potentiometer 0 Terminal B			
	14	12	WP	Ι	I	"smart"	Hardware EEPROM Write Protect			
	15	13	RESET	Ι	HV w/ST	Yes	Hardware Reset Pin			
11	16	14	SDO	0	0	No	SPI Serial Data Output			
12	17	15	V _{DD}		Р	—	Positive Power Supply Input			
13	18	16	P2B	А	Analog	No	Potentiometer 2 Terminal B			
14	19	17	P2W	А	Analog	No	Potentiometer 2 Wiper Terminal			
	20	18	P2A	А	Analog	No	Potentiometer 2 Terminal A			
	—	21	EP	_	—	—	Exposed Pad. (Note 2)			

Legend:

HV w/ST = High Voltage tolerant input (with Schmidtt trigger input)

A = Analog pins (Potentiometer terminals)

I = digital input (high Z) I/O = Input / Output

O = digital outputP = Power

Note 1: The pin's "smart" pull-up shuts off while the pin is forced low. This is done to reduce the standby and shut-down current.

2: The QFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V_{SS} pin.

3.1 Chip Select (CS)

The $\overline{\text{CS}}$ pin is the serial interface's chip select input. Forcing the $\overline{\text{CS}}$ pin to V_{IL} enables the serial commands. Forcing the $\overline{\text{CS}}$ pin to V_{IHH} enables the high-voltage serial commands.

3.2 Serial Data In (SDI)

The SDI pin is the serial interfaces Serial Data In pin. This pin is connected to the Host Controllers SDO pin.

3.3 Ground (V_{SS})

The V_{SS} pin is the device ground reference.

3.4 Potentiometer Terminal B

The terminal B pin is connected to the internal potentiometer's terminal B.

The potentiometer's terminal B is the fixed connection to the Zero Scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0x00 for both 7-bit and 8-bit devices.

The terminal B pin does not have a polarity relative to the terminal W or A pins. The terminal B pin can support both positive and negative current. The voltage on terminal B must be between V_{SS} and V_{DD} .

MCP43XX devices have four terminal B pins, one for each resistor network.

3.5 Potentiometer Wiper (W) Terminal

The terminal W pin is connected to the internal potentiometer's terminal W (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The terminal W pin does not have a polarity relative to terminals A or B pins. The terminal W pin can support both positive and negative current. The voltage on terminal W must be between V_{SS} and V_{DD}.

MCP43XX devices have four terminal W pins, one for each resistor network.

3.6 Potentiometer Terminal A

The terminal A pin is available on the MCP43X1 devices, and is connected to the internal potentiometer's terminal A.

The potentiometer's terminal A is the fixed connection to the Full Scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0x100 for 8-bit devices or 0x80 for 7-bit devices.

The terminal A pin does not have a polarity relative to the terminal W or B pins. The terminal A pin can support both positive and negative current. The voltage on terminal A must be between V_{SS} and V_{DD} .

The terminal A pin is not available on the MCP43X2 devices, and the internally terminal A signal is floating.

MCP43X1 devices have four terminal A pins, one for each resistor network.

3.7 Write Protect (WP)

The $\overline{\text{WP}}$ pin is used to force the non-volatile memory to be write protected.

3.8 Reset (RESET)

The RESET pin is used to force the device into the POR/BOR state.

3.9 Serial Data Out (SDO)

The SDO pin is the serial interfaces Serial Data Out pin. This pin is connected to the Host Controllers SDI pin.

This pin allows the Host Controller to read the digital potentiometers registers, or monitor the state of the command error bit.

3.10 Positive Power Supply Input (V_{DD})

The V_{DD} pin is the device's positive power supply input. The input power supply is relative to V_{SS} .

While the device $V_{DD} < V_{min}$ (2.7V), the electrical performance of the device may not meet the data sheet specifications.

3.11 Exposed Pad (EP)

This pad is conductively connected to the device's substrate. This pad should be tied to the same potential as the V_{SS} pin (or left unconnected). This pad could be used to assist as a heat sink for the device when connected to a PCB heat sink.

4.0 FUNCTIONAL OVERVIEW

This Data Sheet covers a family of four non-volatile Digital Potentiometer and Rheostat devices that will be referred to as MCP43XX. The MCP43X1 devices are the Potentiometer configuration, while the MCP43X2 devices are the Rheostat configuration.

As the **Device Block Diagram** shows, there are four main functional blocks. These are:

- POR/BOR and RESET Operation
- Memory Map
- Resistor Network
- Serial Interface (SPI)

The POR/BOR operation and the Memory Map are discussed in this section and the Resistor Network and SPI operation are described in their own sections. The **Device Commands** commands are discussed in **Section 7.0**.

4.1 POR/BOR and RESET Operation

The Power-on Reset is the case where the device is having power applied to it from V_{SS} . The Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range.

The devices RAM retention voltage (V_{RAM}) is lower than the POR/BOR voltage trip point (V_{POR}/V_{BOR}). The maximum V_{POR}/V_{BOR} voltage is less then 1.8V.

When $V_{POR}/V_{BOR} < V_{DD} < 2.7V$, the electrical performance may not meet the data sheet specifications. In this region, the device is capable of reading and writing to its EEPROM and incrementing, decrementing, reading and writing to its volatile memory if the proper serial command is executed.

When $V_{DD} < V_{POR}/V_{BOR}$ or the RESET pin is Low, the pin weak pull-ups are enabled.

4.1.1 POWER-ON RESET

When the device powers up, the device V_{DD} will cross the V_{POR}/V_{BOR} voltage. Once the V_{DD} voltage crosses the V_{POR}/V_{BOR} voltage, the following happens:

- Volatile wiper register is loaded with value in the corresponding non-volatile wiper register
- The TCON registers are loaded their default value
- The device is capable of digital operation

4.1.2 BROWN-OUT RESET

When the device powers down, the device V_{DD} will cross the V_{POR}/V_{BOR} voltage.

Once the V_{DD} voltage decreases below the V_{POR}/V_{BOR} voltage the following happens:

- Serial Interface is disabled
- EEPROM Writes are disabled

If the V_{DD} voltage decreases below the V_{RAM} voltage, the following happens:

- · Volatile wiper registers may become corrupted
- TCON registers may become corrupted

As the voltage recovers above the V_{POR}/V_{BOR} voltage see Section 4.1.1 "Power-on Reset".

Serial commands not completed due to a brown-out condition may cause the memory location (volatile and non-volatile) to become corrupted.


4.1.3 RESET PIN


The RESET pin can be used to force the device into the POR/BOR state of the device. When the RESET pin is forced Low, the device is forced into the reset state. This means that the TCON and STATUS registers are forced to their default values and the volatile wiper registers are loaded with the value in the corresponding Non-Volatile wiper register. Also the SPI interface is disabled. Any non-volatile write cycle is not interrupted, and allowed to complete.

This feature allows a hardware method for all registers to be updated at the same time.

4.1.4 INTERACTION OF RESET PIN AND BOR/ POR CIRCUITRY

Figure 4-1 shows how the RESET pin signal and the POR/BOR signal interact to control the hardware reset state of the device.





4.2 Memory Map

The device memory is 16 locations that are 9-bits wide (16x9 bits). This memory space contains both volatile and non-volatile locations (see Table 4-1).

Address	Function	Function Memory Type Allowed Commands Disallowed Commands 2		Disallowed Commands ⁽²⁾		tory zation
00h	Volatile Wiper 0	RAM	Read, Write, Increment, Decrement	—		—
01h	Volatile Wiper 1	RAM	Read, Write, Increment, Decrement	—		—
02h	Non-Volatile Wiper 0	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	8-bit	80h
					7-bit	40h
03h	Non-Volatile Wiper 1	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	8-bit	80h
					7-bit	40h
04h	Volatile TCON0 Register	RAM	Read, Write	Increment, Decrement		—
05h	Status Register	RAM	Read	Write, Increment, Decrement		—
06h	Volatile Wiper 2	RAM	Read, Write, Increment, Decrement	—		_
07h	Volatile Wiper 3	RAM	Read, Write, Increment, Decrement	—		—
08h	Non-Volatile Wiper 2	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	8-bit	80h
					7-bit	40h
09h	Non-Volatile Wiper 3	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	8-bit	80h
					7-bit	40h
0Ah	Volatile TCON1 Register	RAM	Read, Write	Increment, Decrement		—
0Bh	Data EEPROM	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	000h	
0Ch	Data EEPROM	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	000h	
0Dh	Data EEPROM	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	000h	
0Eh	Data EEPROM	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement 000		0h
0Fh	Data EEPROM	EEPROM	Read, Write ⁽¹⁾	Increment, Decrement	00	0h

TABLE 4-1: MEMORY MAP AND THE SUPPORTED COMMANDS

Note 1: When an EEPROM write is active, these are invalid commands and will generate an error condition. The user should use a read of the Status register to determine when the write cycle has completed. To exit the error condition, the user must take the CS pin to the V_{IH} level and then back to the active state (V_{IL} or V_{IHH}).

2: This command on this address will generate an error condition. To exit the error condition, the user must take the \overline{CS} pin to the V_{IH} level and then back to the active state (V_{IL} or V_{IHH}).

4.2.1 NON-VOLATILE MEMORY (EEPROM)

This memory can be grouped into two uses of non-volatile memory. These are:

- General Purpose Registers
- Non-Volatile Wiper Registers

The non-volatile wipers starts functioning below the devices $V_{\text{POR}}/V_{\text{BOR}}$ trip point.

4.2.1.1 General Purpose Registers

These locations allow the user to store up to 5 (9-bit) locations worth of information.

4.2.1.2 Non-Volatile Wiper Registers

These locations contain the wiper values that are loaded into the corresponding volatile wiper register whenever the device has a POR/BOR event. There are four registers, one for each resistor network.

The non-volatile wiper register enables stand-alone operation of the device (without Microcontroller control) after being programmed to the desired value.

4.2.1.3 Factory Initialization of Non-Volatile Memory (EEPROM)

The Non-Volatile Wiper values will be initialized to mid-scale value. This is shown in Table 4-2.

The General purpose EEPROM memory will be programmed to a default value of 0x000.

It is good practice in the manufacturing flow to configure the device to your desired settings.

TABLE 4-2:DEFAULT FACTORYSETTINGS SELECTION

e	đ	R ng		per de	and setting
Resistance Code	Typical R _{AB} Value	Default POR Wiper Setting	8-bit	7-bit	WiperLock™ Technology and Write Protect Setting
-502	5.0 kΩ	Mid scale	80h	40h	Disabled
-103	10.0 kΩ	Mid scale	80h	40h	Disabled
-503	50.0 kΩ	Mid scale	80h	40h	Disabled
-104	100.0 kΩ	Mid scale	80h	40h	Disabled

4.2.1.4 Special Features

There are 5 non-volatile bits that are not directly mapped into the address space. These bits control the following functions:

- EEPROM Write Protect
- WiperLock Technology for Non-Volatile Wiper 0
- WiperLock Technology for Non-Volatile Wiper 1
- WiperLock Technology for Non-Volatile Wiper 2
- WiperLock Technology for Non-Volatile Wiper 3

The operation of WiperLock Technology is discussed in **Section 5.3**. The state of the WL0, WL1, WL2, WL3, and WP bits is reflected in the STATUS register (see Register 4-1).

EEPROM Write Protect

All internal EEPROM memory can be Write Protected. When EEPROM memory is Write Protected, Write commands to the internal EEPROM are prevented.

Write Protect ($\overline{\text{WP}}$) can be enabled/disabled by two methods. These are:

- External WP Hardware pin (MCP43X1 devices only)
- Non-Volatile configuration bit (WP)

High Voltage commands are required to enable and disable the non-volatile WP bit. These commands are shown in Section 7.9 "Modify Write Protect or WiperLock Technology (High Voltage)".

To write to EEPROM, both the external \overline{WP} pin and the internal WP EEPROM bit must be disabled. Write Protect does not block commands to the volatile registers.

4.2.2 VOLATILE MEMORY (RAM)

There are seven Volatile Memory locations. These are:

- Volatile Wiper 0
- Volatile Wiper 1
- Volatile Wiper 2
- Volatile Wiper 3
- Status Register
- Terminal Control (TCON0) Register 0
- Terminal Control (TCON)1 Register 1

The volatile memory starts functioning at the RAM retention voltage (V_{RAM}).

4.2.2.1 Status (STATUS) Register

This register contains 7 status bits. These bits show the state of the WiperLock bits, the Write Protect bit, and if an EEPROM write cycle is active. The STATUS register can be accessed via the READ commands. Register 4-1 describes each STATUS register bit.

The STATUS register is placed at Address 05h.

REGISTER 4-1: STATUS REGISTER

R-1	R-1	R-1	R-1	R-0	R-x	R-x	R-1	R-x
D8:	D7	WL3 (1)	WL2 (1)	EEWA	WL1 (1)	WL0 ⁽¹⁾	—	WP ⁽¹⁾
bit 7								bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 8-7 D8:D7: Reserved. Forced to "1"

bit 6 WL3: WiperLock Status bit for Resistor Network 3 (Refer to Section 5.3 "WiperLock™ Technology" for further information)

The WiperLock Technology bit (WL3) prevents the Volatile and Non-Volatile Wiper 3 addresses and the TCON1 register bits R3HW, R3A, R3W, and R3B from being written to. High Voltage commands are required to enable and disable WiperLock Technology.

- 1 = Wiper and TCON1 register bits R3HW, R3A, R3W, and R3B of Resistor Network 3 (Pot 3) are "Locked" (Write Protected)
- 0 = Wiper and TCON1 of Resistor Network 3 (Pot 3) can be modified
- **Note:** The WL3 bit always reflects the result of the last programming cycle to the non-volatile WL3 bit. After a POR/BOR or RESET pin event, the WL3 bit is loaded with the non-volatile WL3 bit value.
- bit 5 WL2: WiperLock Status bit for Resistor Network 2 (Refer to Section 5.3 "WiperLock™ Technology" for further information)

The WiperLock Technology bit (WL2) prevents the Volatile and Non-Volatile Wiper 2 addresses and the TCON1 register bits R2HW, R2A, R2W, and R2B from being written to. High Voltage commands are required to enable and disable WiperLock Technology.

- 1 = Wiper and TCON1 register bits R2HW, R2A, R2W, and R2B of Resistor Network 2 (Pot 2) are "Locked" (Write Protected)
- 0 = Wiper and TCON1 of Resistor Network 2 (Pot 2) can be modified

Note: The WL0 bit always reflects the result of the last programming cycle to the non-volatile WL0 bit. After a POR/BOR or RESET pin event, the WL0 bit is loaded with the non-volatile WL0 bit value.

bit 4 **EEWA:** EEPROM Write Active Status bit

This bit indicates if the EEPROM Write Cycle is occurring.

- 1 = An EEPROM Write cycle is currently occurring. Only serial commands to the Volatile memory locations are allowed (addresses 00h, 01h, 04h, and 05h)
- 0 = An EEPROM Write cycle is NOT currently occurring
- **Note 1:** Requires a High Voltage command to modify the state of this bit (for Non-Volatile devices only). This bit is Not directly written, but reflects the system state (for this feature).

REGISTER 4-1: STATUS REGISTER (CONTINUED)

- bit 3 WL1: WiperLock Status bit for Resistor Network 1 (Refer to Section 5.3 "WiperLock™ Technology" for further information) The WiperLock Technology bit (WL1) prevents the Volatile and Non-Volatile Wiper 1 addresses and the TCON0 register bits R1HW, R1A, R1W, and R1B from being written to. High Voltage commands are required to enable and disable WiperLock Technology. 1 = Wiper and TCON0 register bits R1HW, R1A, R1W, and R1B of Resistor Network 1 (Pot 1) are "Locked" (Write Protected) 0 = Wiper and TCON0 of Resistor Network 1 (Pot 1) can be modified Note: The WL1 bit always reflects the result of the last programming cycle to the non-volatile WL1 bit. After a POR/BOR or RESET pin event, the WL1 bit is loaded with the non-volatile WL1 bit value. bit 2 WL0: WiperLock Status bit for Resistor Network 0 (Refer to Section 5.3 "WiperLock™ Technology" for further information) The WiperLock Technology bit (WL0) prevents the Volatile and Non-Volatile Wiper 0 addresses and the TCON0 register bits R0HW, R0A, R0W, and R0B from being written to. High Voltage commands are required to enable and disable WiperLock Technology. 1 = Wiper and TCON0 register bits R0HW, R0A, R0W, and R0B of Resistor Network 0 (Pot 0) are "Locked" (Write Protected) 0 = Wiper and TCON0 of Resistor Network 0 (Pot 0) can be modified Note: The WL0 bit always reflects the result of the last programming cycle to the non-volatile WL0 bit. After a POR/BOR or RESET pin event, the WL0 bit is loaded with the non-volatile WL0 bit value. bit 1 Reserved: Forced to "1" bit 0 WP: EEPROM Write Protect Status bit (Refer to Section "EEPROM Write Protect" for further information) This bit indicates the status of the write protection on the EEPROM memory. When Write Protect is enabled, writes to all non-volatile memory are prevented. This includes the General Purpose EEPROM memory, and the non-volatile Wiper registers. Write Protect does not block modification of the volatile wiper register values or the volatile TCON0 and TCON1 register values (via Increment, Decrement, or Write commands). This status bit is an OR of the devices Write Protect pin (WP) and the internal non-volatile WP bit. High Voltage commands are required to enable and disable the internal WP EEPROM bit. 1 = EEPROM memory is Write Protected 0 = EEPROM memory can be written
 - **Note 1:** Requires a High Voltage command to modify the state of this bit (for Non-Volatile devices only). This bit is Not directly written, but reflects the system state (for this feature).

4.2.2.2 Terminal Control (TCON) Registers

There are two Terminal Control (TCON) Registers. These are called TCON0 and TCON1. Each register contains 8 control bits. Four bits for each Wiper. Register 4-2 describes each bit of the TCON0 register, while Register 4-3 describes each bit of the TCON1 register.

The state of each resistor network terminal connection is individually controlled. That is, each terminal connection (A, B and W) can be individually connected/ disconnected from the resistor network. This allows the system to minimize the currents through the digital potentiometer. The value that is written to the specified TCON register will appear on the appropriate resistor network terminals when the serial command has completed.

When the WL1 bit is enabled, writes to the TCON0 register bits R1HW, R1A, R1W, and R1B are inhibited.

When the WL0 bit is enabled, writes to the TCON0 register bits R0HW, R0A, R0W, and R0B are inhibited.

When the WL3 bit is enabled, writes to the TCON1 register bits R3HW, R3A, R3W, and R3B are inhibited.

When the WL2 bit is enabled, writes to the TCON1 register bits R2HW, R2A, R2W, and R2B are inhibited.

On a POR/BOR these registers are loaded with 1FFh (9-bits), for all terminals connected. The Host Controller needs to detect the POR/BOR event and then update the Volatile TCON register values.

R-1	R/W-1							
D8	R1HW	R1A	R1W	R1B	R0HW	R0A	R0W	R0B
bit 8								bit 0

Legend:						
R = Readable	e bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 8	D8: R	eserved. Forced to "1"				
bit 7	R1HV	V: Resistor 1 Hardware Confi	iguration Control bit			
	1 =	bit forces Resistor 1 into the " Resistor 1 is NOT forced to the has a forced to the h	he hardware pin "shutdown'	" configuration		
bit 6	R1A:	Resistor 1 Terminal A (P1A p	oin) Connect Control bit			
	1 =	bit connects/disconnects the I P1A pin is connected to the F P1A pin is disconnected from	Resistor 1 Network	Resistor 1 Network		
bit 5	R1W:	Resistor 1 Wiper (P1W pin)	Connect Control bit			
	1 =	bit connects/disconnects the l P1W pin is connected to the P1W pin is disconnected fror	Resistor 1 Network	istor 1 Network		
bit 4	R1B: Resistor 1 Terminal B (P1B pin) Connect Control bit					
	This b 1 =	bit connects/disconnects the I P1B pin is connected to the I P1B pin is disconnected from	Resistor 1 Terminal B to the Resistor 1 Network	Resistor 1 Network		
bit 3	R0HV	V: Resistor 0 Hardware Confi	guration Control bit			
	1 =	bit forces Resistor 0 into the " Resistor 0 is NOT forced to the has forced to the has the second second to the has the second to the second t	he hardware pin "shutdown'	" configuration		
bit 2	R0A:	Resistor 0 Terminal A (P0A p	oin) Connect Control bit			
	1 =	bit connects/disconnects the I P0A pin is connected to the I P0A pin is disconnected from	Resistor 0 Network	Resistor 0 Network		
bit 1	R0W:	Resistor 0 Wiper (P0W pin)	Connect Control bit			
	1 =	bit connects/disconnects the l POW pin is connected to the POW pin is disconnected fror	Resistor 0 Network	istor 0 Network		
bit 0	R0B:	Resistor 0 Terminal B (P0B p	oin) Connect Control bit			
	1 =	bit connects/disconnects the I P0B pin is connected to the I P0B pin is disconnected from	Resistor 0 Network	Resistor 0 Network		
Note 1: Th		ts do not affect the wiper regi				

R-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
D8	R3HW	R3A	R3W	R3B	R2HW	R2A	R2W	R2B		
bit 8								bit		
Legend:										
R = Reada	able bit	W = Writabl	e bit	U = Unimp	lemented bit, r	ead as '0'				
-n = Value	at POR	'1' = Bit is s	et	'0' = Bit is o	cleared	x = Bit is un	known			
bit 8	D8: Reserved. Forced to "1"									
bit 7		sistor 3 Hardw	-							
					figuration of th	•	pin			
					n "shutdown" o utdown" config					
bit 6						aradon				
on o		R3A: Resistor 3 Terminal A (P3A pin) Connect Control bit This bit connects/disconnects the Resistor 3 Terminal A to the Resistor 3 Network								
		1 = P3A pin is connected to the Resistor 3 Network								
	0 = P3A p	0 = P3A pin is disconnected from the Resistor 3 Network								
bit 5	R3W: Resistor 3 Wiper (P3W pin) Connect Control bit									
	This bit connects/disconnects the Resistor 3 Wiper to the Resistor 3 Network 1 = P3W pin is connected to the Resistor 3 Network									
		oin is connect oin is disconn								
bit 4	•									
	R3B: Resistor 3 Terminal B (P3B pin) Connect Control bit This bit connects/disconnects the Resistor 3 Terminal B to the Resistor 3 Network									
		 1 = P3B pin is connected to the Resistor 3 Network 								
		in is disconne								
bit 3	R2HW: Res	sistor 2 Hardw	vare Configu	uration Contro	ol bit					
	This bit forces Resistor 2 into the "shutdown" configuration of the Hardware pin 1 = Resistor 2 is NOT forced to the hardware pin "shutdown" configuration									
						-				
bit 2		tor 2 Termina		-	utdown" config	uration				
			• •		inal A to the F	Pesistor 2 Net	work			
							WOIR			
	 1 = P2A pin is connected to the Resistor 2 Network 0 = P2A pin is disconnected from the Resistor 2 Network 									
bit 1	R2W: Resis	stor 2 Wiper (P0W pin) Co	onnect Contro	ol bit					
	This bit connects/disconnects the Resistor 2 Wiper to the Resistor 2 Network									
	 1 = P2W pin is connected to the Resistor 2 Network 0 = P2W pin is disconnected from the Resistor 2 Network 									
hit O	-									
bit 0		tor 2 Termina		-	inal B to the F	Posistor 2 Not	work			
		in is connected				Considi z Inel	WUIK			
		in is disconne								
Noto 1.	Those bits do									

REGISTER 4-3: TCON1 BITS ⁽¹⁾

Note 1: These bits do not affect the wiper register values.


5.0 RESISTOR NETWORK

The Resistor Network has either 7-bit or 8-bit resolution. Each Resistor Network allows zero scale to full scale connections. Figure 5-1 shows a block diagram for the resistive network of a device.

The Resistor Network is made up of several parts. These include:

- Resistor Ladder
- Wiper
- Shutdown (Terminal Connections)

Devices have either four resistor networks. These are referred to as Pot 0, Pot 1 Pot 2, and Pot 3.





5.1 Resistor Ladder Module

The resistor ladder is a series of equal value resistors (R_S) with a connection point (tap) between the two resistors. The total number of resistors in the series (ladder) determines the R_{AB} resistance (see Figure 5-1). The end points of the resistor ladder are connected to analog switches which are connected to the device Terminal A and Terminal B pins. The R_{AB} (and R_S) resistance has small variations over voltage and temperature.

For an 8-bit device, there are 256 resistors in a string between terminal A and terminal B. The wiper can be set to tap onto any of these 256 resistors thus providing 257 possible settings (including terminal A and terminal B).

For a 7-bit device, there are 128 resistors in a string between terminal A and terminal B. The wiper can be set to tap onto any of these 128 resistors thus providing 129 possible settings (including terminal A and terminal B).

Equation 5-1 shows the calculation for the step resistance.

EQUATION 5-1: R_S CALCULATION

$$R_{S} = \frac{R_{AB}}{(256)}$$
8-bit Device
$$R_{S} = \frac{R_{AB}}{(128)}$$
7-bit Device

5.2 Wiper

Each tap point (between the ${\sf R}_{\sf S}$ resistors) is a connection point for an analog switch. The opposite side of the analog switch is connected to a common signal which is connected to the Terminal W (Wiper) pin.

A value in the volatile wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The wiper can connect directly to Terminal B or to Terminal A. A zero scale connections, connects the Terminal W (wiper) to Terminal B (wiper setting of 000h). A full scale connections, connects the Terminal W (wiper) to Terminal A (wiper setting of 100h or 80h). In these configurations the only resistance between the Terminal W and the other Terminal (A or B) is that of the analog switches.

A wiper setting value greater than full scale (wiper setting of 100h for 8-bit device or 80h for 7-bit devices) will also be a Full Scale setting (Terminal W (wiper) connected to Terminal A). Table 5-1 illustrates the full wiper setting map.

Equation 5-2 illustrates the calculation used to determine the resistance between the wiper and terminal B.

EQUATION 5-2: R_{WB} CALCULATION

$R_{WB} = \frac{R_{AB}N}{(256)} + R_W$	8-bit Device
N = 0 to 256 (decimal)	
$R_{WB} = \frac{R_{AB}N}{(128)} + R_W$	7-bit Device
N = 0 to 128 (decimal)	

TABLE 5-1:VOLATILE WIPER VALUE VS.WIPER POSITION MAP

Wiper	Setting	Properties	
7-bit	8-bit	Fropences	
3FFh –	3FFh –	Reserved (Full Scale (W = A)),	
081h	101h	Increment and Decrement	
		commands ignored	
080h	100h	Full Scale (W = A),	
		Increment commands ignored	
07Fh –	0FFh –	W = N	
041h	081h		
040h	080h	W = N (Mid Scale)	
03Fh –	07Fh –	W = N	
001h	001h		
000h	000h	Zero Scale (W = B)	
		Decrement command ignored	

5.3 WiperLock[™] Technology

The MCP43XX device's WiperLock technology allows application-specific calibration settings to be secured in the EEPROM without requiring the use of an additional write-protect pin. There are four WiperLock Technology configuration bits (WL0, WL1, WL2, and WL3). These bits prevent the Non-Volatile and Volatile addresses and bits for the specified resistor network from being written.

The WiperLock technology prevents the serial commands from doing the following:

- · Changing a volatile wiper value
- Writing to the specified non-volatile wiper memory location
- Changing the related volatile TCON register bits

For either Resistor Network 0, Resistor Network 1, Resistor Network 2, or Resistor Network 3 (Potx), the WLx bit controls the following:

- Non-Volatile Wiper Register
- Volatile Wiper Register
- Volatile TCON register bits RxHW, RxA, RxW, and RxB

High Voltage commands are required to enable and disable WiperLock. Please refer to the **Modify Write Protect or WiperLock Technology (High Voltage)** command for operation.

5.3.1 POR/BOR OPERATION WHEN WIPERLOCK TECHNOLOGY ENABLED

The WiperLock Technology state is not affected by a POR/BOR event. A POR/BOR event will load the Volatile Wiper register value with the Non-Volatile Wiper register value, refer to **Section 4.1**.

5.4 Shutdown

Shutdown is used to minimize the device's current consumption. The MCP43XX has one method to achieve this. This is:

• Terminal Control Register (TCON)

This is different from the MCP42XXX devices in that the Hardware Shutdown Pin (SHDN) has been replaced by a RESET pin. The Hardware Shutdown Pin function is still available via software commands to the TCON register.

5.4.1 TERMINAL CONTROL REGISTER (TCON)

The Terminal Control (TCON) register is a volatile register used to configure the connection of each resistor network terminal pin (A, B, and W) to the Resistor Network. These registers are shown in Register 4-2 and Register 4-3.

The RxHW bits forces the selected resistor network into the same state as the MCP42X1's SHDN pin. Alternate low power configurations may be achieved with the RxA, RxW, and RxB bits.

When the RxHW bit is "0":

- The P0A, P1A, P2A, and P3A terminals are disconnected
- The P0W, P1W, P2W, and P3W terminals are simultaneously connect to the P0B, P1B, P2B, and P3B terminals, respectively (see Figure 5-2)
- Note: When the RxHW bit forces the resistor network into the hardware SHDN state, the state of the TCON0 or TCON1 register's RxA, RxW, and RxB bits is overridden (ignored). When the state of the RxHW bit no longer forces the resistor network into the hardware SHDN state, the TCON0 or TCON1 register's RxA, RxW, and RxB bits return to controlling the terminal connection state. In other words, the RxHW bit does not corrupt the state of the RxA, RxW, and RxB bits.

The RxHW bit does NOT corrupt the values in the Volatile Wiper Registers nor the TCON register. When the Shutdown mode is exited (RxHW bit = "1"):

- The device returns to the Wiper setting specified by the Volatile Wiper value
- The TCON register bits return to controlling the terminal connection state




FIGURE 5-2: Resistor Network Shutdown State (RxHW = '0').

MCP434X/436X

NOTES:

6.0 SERIAL INTERFACE (SPI)

The MCP43XX devices support the SPI serial protocol. This SPI operates in the slave mode (does not generate the serial clock).

The SPI interface uses up to four pins. These are:

- CS Chip Select
- SCK Serial Clock
- SDI Serial Data In
- SDO Serial Data Out

Typical SPI Interface is shown in Figure 6-1. In the SPI interface, the Master's Output pin is connected to the Slave's Input pin and the Master's Input pin is connected to the Slave's Output pin.

The MCP4XXX SPI's module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1. The SPI mode is determined by the state of the SCK pin (V_{IH} or V_{IL}) on the when the CS pin transitions from inactive (V_{IH}) to active (V_{IL} or V_{IH}).

All SPI interface signals are high-voltage tolerant.

Host			MCP4XXX
Controller	SDO	(Master Out - Slave In (MOSI))	SDI
	SDI	(Master In - Slave Out (MISO))	SDO
	SCK		SCK
	I/O (1)		CS
	I		

FIGURE 6-1:

Typical SPI Interface Block Diagram.

6.1 SDI, SDO, SCK, and CS Operation

The operation of the four SPI interface pins are discussed in this section. These pins are:

- SDI (Serial Data In)
- SDO (Serial Data Out)
- <u>SCK</u> (Serial Clock)
- CS (Chip Select)

The serial interface works on either 8-bit or 16-bit boundaries depending on the selected command. The Chip Select (CS) pin frames the SPI commands.

6.1.1 SERIAL DATA IN (SDI)

The Serial Data In (SDI) signal is the data signal into the device. The value on this pin is latched on the rising edge of the SCK signal.

6.1.2 SERIAL DATA OUT (SDO)

The Serial Data Out (SDO) signal is the data signal out of the device. The value on this pin is driven on the falling edge of the SCK signal.

Once the $\overline{\text{CS}}$ pin is forced to the active level (V_{IL} or V_{IHH}), the SDO pin will be driven. The state of the SDO pin is determined by the serial bit's position in the command, the command selected, and if there is a command error state (CMDERR).

6.1.3 SERIAL CLOCK (SCK) (SPI FREQUENCY OF OPERATION)

The SPI interface is specified to operate up to 10 MHz. The actual clock rate depends on the configuration of the system and the serial command used. Table 6-1 shows the SCK frequency for different configurations.

		Command		
Memory Typ	be Access	Read	Write, Increment, Decrement	
Non-Volatile Memory	SDI, SDO	10 MHz	10 MHz (1, 2)	
Volatile Memory	SDI, SDO	10 MHz	10 MHz	

TABLE 6-1: SCK FREQUENCY

Note 1: Non-Volatile memory does not support the Increment or Decrement command.

- 2: After a Write command, the internal write cycle must complete before the next SPI command is received.
- **3:** This is the maximum clock frequency without an external pull-up resistor.

6.1.4 THE CS SIGNAL

The Chip Select (\overline{CS}) signal is used to select the device and frame a command sequence. To start a command, or sequence of commands, the \overline{CS} signal must transition from the inactive state (V_{IH}) to an active state (V_{IL} or V_{IHH}).

After the \overline{CS} signal has gone active, the SDO pin is driven and the clock bit counter is reset.

Note:	There is a required delay after the $\overline{\text{CS}}$ pin
	goes active to the 1st edge of the SCK pin.

If an error condition occurs for an SPI command, then the Command byte's Command Error (CMDERR) bit (on the SDO pin) will be driven low (V_{IL}). To exit the error condition, the user must take the CS pin to the V_{IH} level.

When the \overline{CS} pin returns to the inactive state (V_{IH}) the SPI module resets (including the address pointer). While the \overline{CS} pin is in the inactive state (V_{IH}), the serial interface is ignored. This allows the Host Controller to interface to other SPI devices using the same SDI, SDO, and SCK signals.

The \overline{CS} pin has an internal pull-up resistor. The resistor is disabled when the voltage on the \overline{CS} pin is at the V_{IL} level. This means that when the \overline{CS} pin is not driven, the internal pull-up resistor will pull this signal to the V_{IH} level. When the \overline{CS} pin is driven low (V_{IL}), the resistance becomes very large to reduce the device current consumption.

The high voltage capability of the $\overline{\text{CS}}$ pin allows High Voltage commands. High Voltage commands allow the device's WiperLock Technology and write protect features to be enabled and disabled.

6.2 The SPI Modes

The SPI module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1. The mode is determined by the state of the SDI pin on the rising edge of the 1st clock bit (of the 8-bit byte).

6.2.1 MODE 0,0

In **Mode 0,0**: SCK idle state = low (V_{IL}), data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

6.2.2 MODE 1,1

In **Mode 1,1**: SCK idle state = high (V_{IH}), data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

6.3 SPI Waveforms

Figure 6-2 through Figure 6-5 show the different SPI command waveforms. Figure 6-2 and Figure 6-3 are read and write commands. Figure 6-4 and Figure 6-5 are increment and decrement commands. The high voltage increment and decrement commands are used to enable and disable WiperLock Technology and Write Protect.




FIGURE 6-2: 16-Bit Commands (Write, Read) - SPI Waveform (Mode 1,1).




FIGURE 6-3: 16-Bit Commands (Write, Read) - SPI Waveform (Mode 0,0).




FIGURE 6-4: 8-Bit Commands (Increment, Decrement, Modify Write Protect or WiperLock Technology) - SPI Waveform with PIC MCU (Mode 1,1).




FIGURE 6-5: 8-Bit Commands (Increment, Decrement, Modify Write Protect or WiperLock Technology) - SPI Waveform with PIC MCU (Mode 0,0).

7.0 DEVICE COMMANDS

The MCP43XX's SPI command format supports 16 memory address locations and four commands. Each command has two modes. These are:

- Normal Serial Commands
- High-Voltage Serial Commands

Normal serial commands are those where the \overline{CS} pin is driven to V_{IL}. With High-Voltage Serial Commands, the \overline{CS} pin is driven to V_{IHH}. In each mode, there are four possible commands. These commands are shown in Table 7-1.

The 8-bit commands (Increment Wiper and Decrement Wiper commands) contain a Command Byte, see Figure 7-1, while 16-bit commands (Read Data and Write Data commands) contain a Command Byte and a Data Byte. The Command Byte contains two data bits, see Figure 7-1.

Table 7-2 shows the supported commands for each memory location and the corresponding values on the SDI and SDO pins.

 Table 7-3 shows an overview of all the SPI commands and their interaction with other device features.

7.1 Command Byte

The Command Byte has three fields, the Address, the Command, and 2 Data bits, see Figure 7-1. Currently only one of the data bits is defined (D8). This is for the Write command.

The device memory is accessed when the master sends a proper Command Byte to select the desired operation. The memory location getting accessed is contained in the Command Byte's AD3:AD0 bits. The action desired is contained in the Command Byte's C1:C0 bits, see Table 7-1. C1:C0 determines if the desired memory location will be read, written, Incremented (wiper setting +1) or Decremented (wiper setting -1). The Increment and Decrement commands are only valid on the volatile wiper registers, and in High Voltage commands to enable/disable WiperLock Technology and Software Write Protect.

As the Command Byte is being loaded into the device (on the SDI pin), the device's SDO pin is driving. The SDO pin will output high bits for the first six bits of that command. On the 7th bit, the SDO pin will output the CMDERR bit state (see **Section 7.3 "Error Condition"**). The 8th bit state depends on the command selected.

TABLE 7-1:COMMAND BIT OVERVIEW

C1:C0 Bit States	Command	# of Bits	Operates on Volatile/ Non-Volatile memory
11	Read Data	16-Bits	Both
00	Write Data	16-Bits	Both
01	Increment (1)	8-Bits	Volatile Only
10	Decrement (1)	8-Bits	Volatile Only

Note 1: High Voltage Increment and Decrement commands on select non-volatile memory locations enable/disable WiperLock Technology and the software Write Protect feature.




FIGURE 7-1: General SPI Command Formats.

	Address	0	Data	SPI Str	ing (Binary)
Value	Function	Command	(10-bits) ⁽¹⁾	MOSI (SDI pin)	MISO (SDO pin) ⁽²⁾
00h	Volatile Wiper 0	Write Data	nn nnnn nnnn	0000 00nn nnnn nnnn	1111 1111 1111 1111
		Read Data	nn nnnn nnnn	0000 11nn nnnn nnnn	1111 111n nnnn nnnn
	Increment Wiper	_	0000 0100	1111 1111	
	Decrement Wiper		0000 1000	1111 1111	
01h Volatile Wiper 1	Write Data	nn nnnn nnnn	0001 00nn nnnn nnnn	1111 1111 1111 1111	
• …	relative rriper :	Read Data	nn nnnn nnnn	0001 11nn nnnn nnnn	1111 111n nnnn nnnn
		Increment Wiper	_	0001 0100	1111 1111
		Decrement Wiper	_	0001 1000	1111 1111
02h	NV Wiper 0	Write Data	nn nnnn nnnn	0010 00nn nnnn nnnn	1111 1111 1111 1111
02	in inporto	Read Data	nn nnnn nnnn	0010 11nn nnnn nnnn	1111 111n nnnn nnnn
		HV Inc. (WL0 DIS) ⁽³⁾	_	0010 0100	1111 1111
		HV Dec. (WL0 EN) ⁽⁴⁾	_	0010 1000	1111 1111
03h	NV Wiper 1	Write Data	nn nnnn nnnn	0011 00nn nnnn nnnn	1111 1111 1111 1111
0011		Read Data	nn nnnn nnnn	0011 11nn nnnn nnnn	1111 111n nnnn nnnn
		HV Inc. (WL1 DIS) ⁽³⁾	_	0011 0100	1111 1111
		HV Dec. (WL1 EN) (4)	_	0011 1000	1111 1111
_{04h} (5)	Volatile	Write Data	nn nnnn nnnn	0100 00nn nnnn nnnn	1111 1111 1111 1111
0411	TCON 0 Register	Read Data	nn nnnn nnnn	0100 11nn nnnn nnnn	1111 111n nnnn nnnn
05h (5)	Status Register	Read Data	nn nnnn nnnn	0101 11nn nnnn nnnn	1111 111n nnnn nnnn
06h	Volatile Wiper 2	Write Data	nn nnnn nnnn	0110 00nn nnnn nnnn	1111 1111 1111 1111
0011		Read Data	nn nnnn nnnn	0110 11nn nnnn nnnn	1111 111n nnnn nnnn
		Increment Wiper		0110 0100	1111 1111
		Decrement Wiper		0110 1000	1111 1111
OZh Valatila Winer 2	Write Data		0111 00nn nnnn nnnn	1111 1111 1111 1111	
07h	Volatile Wiper 3	Read Data	nn nnnn nnnn		
			nn nnnn nnnn	0111 11nn nnnn nnnn	1111 111n nnnn nnnn
		Increment Wiper		0111 0100	1111 1111
0.01		Decrement Wiper	—	0111 1000	
08h	NV Wiper 2	Write Data	nn nnnn nnnn	1000 00nn nnnn nnnn	
		Read Data	nn nnnn nnnn	1000 11nn nnnn nnnn	1111 111n nnnn nnnn
		HV Inc. (WL2 DIS) (3)	_	1000 0100	1111 1111
		HV Dec. (WL2 EN) (4)	—	1000 1000	1111 1111
09h	NV Wiper 3	Write Data	nn nnnn nnnn	1001 00nn nnnn nnnn	1111 1111 1111 1111
		Read Data	nn nnnn nnnn	1001 11nn nnnn nnnn	1111 111n nnnn nnnn
		HV Inc. (WL3 DIS) (3)	—	1001 0100	1111 1111
(E)		HV Dec. (WL3 EN) (4)	—	1001 1000	1111 1111
0Ah (9)	Volatile	Write Data	nn nnnn nnnn	1010 00nn nnnn nnnn	1111 1111 1111 1111
(5)	TCON 1 Register	Read Data	nn nnnn nnnn	1010 11nn nnnn nnnn	1111 111n nnnn nnnn
0Bh ⁽⁵⁾	Data EEPROM	Write Data	nn nnnn nnnn	1011 00nn nnnn nnnn	1111 1111 1111 1111
/F)		Read Data	nn nnnn nnnn	1011 11nn nnnn nnnn	1111 111n nnnn nnnn
0Ch ⁽⁵⁾	Data EEPROM	Write Data	nn nnnn nnnn	1100 00nn nnnn nnnn	1111 1111 1111 1111
		Read Data	nn nnnn nnnn	1100 11nn nnnn nnnn	1111 111n nnnn nnnn
0Dh (5)	Data EEPROM	Write Data	nn nnnn nnnn	1101 00nn nnnn nnnn	1111 1111 1111 1111
		Read Data	nn nnnn nnnn	1101 11nn nnnn nnnn	1111 111n nnnn nnnn
0Eh ⁽⁵⁾	Data EEPROM	Write Data	nn nnnn nnnn	1110 00nn nnnn nnnn	1111 1111 1111 1111
		Read Data	nn nnnn nnnn	1110 11nn nnnn nnnn	1111 111n nnnn nnnn
0Fh	Data EEPROM	Write Data	nn nnnn nnnn	1111 00nn nnnn nnnn	1111 1111 1111 1111
		Read Data	nn nnnn nnnn	1111 11nn nnnn nnnn	1111 111n nnnn nnnn
		HV Inc. (WP DIS) (3)	_	1111 0100	1111 1111
		HV Dec. (WP EN) (4)	_	1111 1000	1111 1111

TABLE 7-2: MEMORY MAP AND THE SUPPORTED COMMANDS

Note 1: The Data Memory is only 9-bits wide, so the MSb is ignored by the device.

All these Address/Command combinations are valid, so the CMDERR bit is set. Any other Address/Command combination is a command error state and the CMDERR bit will be clear.

3: Disables WiperLock Technology for wiper 0, wiper 1, wiper 2, wiper3, or disables Write Protect.

4: Enables WiperLock Technology for wiper 0, wiper 1, wiper 2, wiper3, or enables Write Protect.

5: Increment or Decrement commands are invalid for these addresses.

7.2 Data Byte

Only the Read Command and the Write Command use the Data Byte, see Figure 7-1. These commands concatenate the 8 bits of the Data Byte with the one data bit (D8) contained in the Command Byte to form 9-bits of data (D8:D0). The Command Byte format supports up to 9-bits of data so that the 8-bit resistor network can be set to Full Scale (100h or greater). This allows wiper connections to Terminal A and to Terminal B.

The D9 bit is currently unused, and corresponds to the position on the SDO data of the CMDERR bit.

7.3 Error Condition

The CMDERR bit indicates if the four address bits received (AD3:AD0) and the two command bits received (C1:C0) are a valid combination (see Table 4-1). The CMDERR bit is high if the combination is valid and low if the combination is invalid.

The command error bit will also be low if a write to a Non-Volatile Address has been specified and another SPI command occurs before the $\overline{\text{CS}}$ pin is driven inactive (V_{IH}).

SPI commands that do not have a multiple of 8 clocks are ignored.

Once an error condition has occurred, any following commands are ignored. All following SDO bits will be low until the CMDERR condition is cleared by forcing the \overline{CS} pin to the inactive state (V_{IH}).

7.3.1 ABORTING A TRANSMISSION

All SPI transmissions must have the correct number of SCK pulses to be executed. The command is not executed until the complete number of clocks have been received. Some commands also require the \overline{CS} pin to be forced inactive (V_{IH}). If the \overline{CS} pin is forced to the inactive state (V_{IH}) the serial interface is reset. Partial commands are not executed.

SPI is more susceptible to noise than other bus protocols. The most likely case is that this noise corrupts the value of the data being clocked into the MCP43XX or the SCK pin is injected with extra clock pulses. This may cause data to be corrupted in the device, or a command error to occur, since the address and command bits were not a valid combination. The extra SCK pulse will also cause the SPI data (SDI) and clock (SCK) to be out of sync. Forcing the CS pin to the inactive state (V_{IH}) resets the serial interface. The SPI interface will ignore activity on the SDI and SCK pins until the \overline{CS} pin transition to the active state is detected (V_{IH} to V_{IL} or V_{IH} to V_{IH}).

Note 1:	When data is not being received by the $\underline{MCP43XX}$, It is recommended that the \overline{CS} pin be forced to the inactive level (V _{IL})
2:	It is also recommended that long continuous command strings should be broken down into single commands or shorter continuous command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI commands.

7.4 Continuous Commands

The device supports th<u>e</u> ability to execute commands continuously. While the CS pin is in the active state (V_{IL} or V_{IHH}). Any sequence of valid commands may be received.

The following example is a valid sequence of events:

- 1. $\overline{\text{CS}}$ pin driven active (V_{IL} or V_{IHH}).
- 2. Read Command.
- 3. Increment Command (Wiper 0).
- 4. Increment Command (Wiper 0).
- 5. Decrement Command (Wiper 1).
- 6. Write Command (Volatile memory).
- 7. Write Command (Non-Volatile memory).
- 8. $\overline{\text{CS}}$ pin driven inactive (V_{IH}).

- **Note 1:** It is recommended that while the \overline{CS} pin is active, only one type of command should be issued. When changing commands, it is recommended to take the \overline{CS} pin inactive then force it back to the active state.
 - 2: It is also recommended that long command strings should be broken down into shorter command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI command string.

TABLE 7-3: COMMANDS

Command Name	# of Bits	Writes Value in EEPROM	Operates on Volatile/ Non-Volatile memory	High Voltage (<u>V_{ШН})</u> on CS pin?	Impact on WiperLock or Write Protect	Works when Wiper is "locked"?
Write Data	16-Bits	Yes (1)	Both	—	unlocked ⁽¹⁾	No
Read Data	16-Bits	—	Both	—	unlocked ⁽¹⁾	No
Increment Wiper	8-Bits	—	Volatile Only	—	unlocked ⁽¹⁾	No
Decrement Wiper	8-Bits	—	Volatile Only	—	unlocked ⁽¹⁾	No
High Voltage Write Data	16-Bits	Yes	Both	Yes	unchanged	No
High Voltage Read Data	16-Bits	—	Both	Yes	unchanged	Yes
High Voltage Increment Wiper	8-Bits	—	Volatile Only	Yes	unchanged	No
High Voltage Decrement Wiper	8-Bits	_	Volatile Only	Yes	unchanged	No
Modify Write Protect or Wiper- Lock Technology (High Voltage) - Enable	8-Bits	(2)	Non-Volatile Only ⁽²⁾	Yes	locked/ protected (2)	Yes
Modify Write Protect or Wiper- Lock Technology (High Voltage) - Disable	8-Bits	(3)	Non-Volatile Only ⁽³⁾	Yes	unlocked/ unprotected (3)	Yes

Note 1: This command will only complete if wiper is "unlocked" (WiperLock Technology is Disabled).

- 2: If the command is executed using address 02h, 03h, 08h, or 09h then that corresponding wiper is locked or if with address 0Fh, then Write Protect is enabled.
- **3:** If the command is executed using with address 02h, 03h, 08h, or 09h, then that corresponding wiper is unlocked or if with address 0Fh, then Write Protect is disabled.

7.5 Write Data Normal and High Voltage

The Write command is a 16-bit command. The Write Command can be issued to both the Volatile and Non-Volatile memory locations. The format of the command is shown in Figure 7-2.

A Write command to a Volatile memory location changes that location after a properly formatted Write Command (16-clock) have been received.

A Write command to a Non-Volatile memory location will only start a write cycle after a properly formatted Write Command (16-clock) have been received and the $\overline{\text{CS}}$ pin transitions to the inactive state (V_{IH}).

Note:	Writes to certain memory locations will be
	dependant on the state of the WiperLock
	Technology bits and the Write Protect bit.

7.5.1 SINGLE WRITE TO VOLATILE MEMORY

The write operation requires that the \overline{CS} pin be in the active state (V_{IL}or V_{IHH}). Typically, the \overline{CS} pin will be in the inactive state (V_{IH}) and is driven to the active state (V_{IL}). The 16-bit Write Command (Command Byte and Data Byte) is then clocked in on the SCK and SDI pins. Once all 16 bits have been received, the specified volatile address is updated. A write will not occur if the write command isn't exactly 16 clocks pulses. This protects against system issues from corrupting the Non-Volatile memory locations.

Figure 6-2 and Figure 6-3 show possible waveforms for a single write.

7.5.2 SINGLE WRITE TO NON-VOLATILE MEMORY


The sequence to write to a single non-volatile memory location is the same as a single write to volatile memory with the exception that after the \overline{CS} pin is driven inactive (V_{IH}), the EEPROM write cycle (t_{WC}) is started. A write cycle will not start if the write command isn't exactly 16 clocks pulses. This protects against system issues from corrupting the Non-Volatile memory locations.

After the \overline{CS} pin is driven inactive (V_{IH}), the serial interface may immediately be re-enabled by driving the \overline{CS} pin to the active state (V_{IL}or V_{IHH}).

During an EEPROM write cycle, only serial commands to Volatile memory (addresses 00h, 01h, 04h, 05h, 06h, 07h, and 0Ah) are accepted. All other serial commands are ignored until the EEPROM write cycle (t_{wc}) completes. This allows the Host Controller to operate on the Volatile Wiper registers and the TCON register, and to Read the Status Register. The EEWA bit in the Status register indicates the status of an EEPROM Write Cycle.

Once a write command to a Non-Volatile memory location has been received, NO other SPI commands should be received before the \overline{CS} pin transitions to the inactive state (V_{IH}) or the current SPI command will have a Command Error (CMDERR) occur.

	COMMAND BYTE							_		DATA BYTE							
SDI	A D 3	A D 2	A D 1	A D 0	0	0	D 9	D 8	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
SDO	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Valid Address/Command combination
300	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	Invalid Address/Command combination (1



7.5.3 CONTINUOUS WRITES TO VOLATILE MEMORY

Continuous writes are possible only when writing to the volatile memory registers (address 00h, 01h, and 04h).

Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

7.5.4 CONTINUOUS WRITES TO NON-VOLATILE MEMORY

Continuous writes to non-volatile memory are not allowed, and attempts to do so will result in a command error (CMDERR) condition.




FIGURE 7-3: Continuous Write Sequence (Volatile Memory only).

7.6 Read Data Normal and High Voltage

The Read command is a 16-bit command. The Read Command can be issued to both the Volatile and Non-Volatile memory locations. The format of the command is shown in Figure 7-4.

The first 6 bits of the Read command determine the address and the command. The 7th clock will output the CMDERR bit on the SDO pin. The remaining 9-clocks the device will transmit the 9 data bits (D8:D0) of the specified address (AD3:AD0).

Figure 7-4 shows the SDI and SDO information for a Read command.

During a write cycle (Write or High Voltage Write to a Non-Volatile memory location) the Read command can only read the Volatile memory locations. By reading the Status Register (04h), the Host Controller can determine when the write cycle has completed (via the state of the EEWA bit).

7.6.1 SINGLE READ

The read operation requires that the \overline{CS} pin be in the active state (V_{IL}or V_{IHH}). Typically, the \overline{CS} pin will be in the inactive state (V_I) and is driven to the active state (V_{IL}or V_{IHH}). The 16-bit Read Command (Command Byte and Data Byte) is then clocked in on the SCK and SDI pins. The SDO pin starts driving data on the 7th bit (CMDERR bit) and the addressed data comes out on the 8th through 16th clocks. Figure 6-2 through Figure 6-3 show possible waveforms for a single read.





FIGURE 7-4: Read Command - SDI and SDO States.

7.6.2 CONTINUOUS READS

Continuous reads allow the devices memory to be read quickly. Continuous reads are possible to all memory locations. If a non-volatile memory write cycle is occurring, then Read commands may only access the volatile memory locations. Figure 7-5 shows the sequence for three continuous reads. The reads do not need to be to the same memory address.




7.7 Increment Wiper Normal and High Voltage

The Increment Command is an 8-bit command. The Increment Command can only be issued to volatile memory locations. The format of the command is shown in Figure 7-6.

An Increment Command to the volatile memory location changes that location after a properly formatted command (8-clocks) have been received.

Increment commands provide a quick and easy method to modify the value of the volatile wiper location by +1 with minimal overhead.



- ote 1: Only functions when writing the volatile wiper registers (AD3:AD0) 0h and 1h.
 - 2: Valid Address/Command combination.
 - **3:** Invalid Address/Command combination all following SDO bits will be low until the CMD<u>ERR</u> condition is cleared. (the CS pin is forced to the inactive state).
 - 4: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the CS pin is driven inactive (V_{IH}).

FIGURE 7-6: Increment Command - SDI and SDO States.

Note:	Table 7-2 shows the valid addresses for
	the Increment Wiper command. Other
	addresses are invalid.

7.7.1 SINGLE INCREMENT

Typically, the \overline{CS} pin starts at the inactive state (V_{IH}), but may be already be in the active state due to the completion of another command.

Figure 6-4 through Figure 6-5 show possible waveforms for a single increment. The increment operation requires that the \overline{CS} pin be in the active state (V_{IL}or V_{IHH}). Typically, the \overline{CS} pin will be in the inactive state (V_{IL}or V_{IHH}) and is driven to the active state (V_{IL}or V_{IHH}). The 8-bit Increment Command (Command Byte) is then clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.

The wiper value will increment up to 100h on 8-bit devices and 80h on 7-bit devices. After the wiper value has reached Full Scale (8-bit =100h, 7-bit =80h), the wiper value will not be incremented further. If the Wiper register has a value between 101h and 1FFh, the Increment command is disabled. See Table 7-4 for additional information on the Increment Command versus the current volatile wiper value.

The Increment operations only require the Increment command byte while the \overline{CS} pin is active (V_{IL}or V_{IHH}) for a single increment.

After the wiper is incremented to the desired position, the \overline{CS} pin should be forced to V_{IH} to ensure that unexpected transitions on the SCK pin <u>do</u> not cause the wiper setting to change. Driving the \overline{CS} pin to V_{IH} should occur as soon as possible (within device specifications) after the last desired increment occurs.

TABLE 7-4:	INCREMENT OPERATION VS.
	VOLATILE WIPER VALUE

	t Wiper ting	Wiper (W)	Increment Command
7-bit Pot	8-bit Pot	Properties	Operates?
3FFh	3FFh	Reserved	No
081h	101h	(Full Scale (W = A))	
080h	100h	Full Scale (W = A)	No
07Fh	0FFh	W = N	
041h	081		
040h	080h	W = N (Mid Scale)	Yes
03Fh	07Fh	W = N	
001h	001		
000h	000h	Zero Scale (W = B)	Yes

7.7.2 CONTINUOUS INCREMENTS

Continuous Increments are possible only when writing to the volatile memory registers (address 00h, and 01h).

Figure 7-7 shows a Continuous Increment sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

When executing an continuous Increment commands, the selected wiper will be altered from n to n+1 for each Increment command received. The wiper value will increment up to 100h on 8-bit devices and 80h on 7-bit devices. After the wiper value has reached Full Scale (8-bit =100h, 7-bit =80h), the wiper value will not be incremented further. If the Wiper register has a value between 101h and 1FFh, the Increment command is disabled.

Increment commands can be sent repeatedly without raising \overline{CS} until a desired condition is met. The value in the Volatile Wiper register can be read using a Read Command and written to the corresponding Non-Volatile Wiper EEPROM using a Write Command.

When executing a continuous command string, the Increment command can be followed by any other valid command.

The wiper terminal will move after the command has been received (8th clock).

After the wiper is incremented to the desired position, the \overline{CS} pin should be forced to V_{IH} to ensure that unexpected transitions (on the SCK pin <u>do</u> not cause the wiper setting to change). Driving the \overline{CS} pin to V_{IH} should occur as soon as possible (within device specifications) after the last desired increment occurs.





FIGURE 7-7: Continuous Increment Command - SDI and SDO States.

7.8 Decrement Wiper Normal and High Voltage

The Decrement Command is an 8-bit command. The Decrement Command can only be issued to volatile memory locations. The format of the command is shown in Figure 7-6.

A Decrement Command to the volatile memory location changes that location after a properly formatted command (8 clocks) have been received.

Decrement commands provide a quick and easy method to modify the value of the volatile wiper location by -1 with minimal overhead.



- **Note 1:** Only functions when writing the volatile wiper registers (AD3:AD0) 0h and 1h.
 - 2: Valid Address/Command combination.
 - Invalid Address/Command combination all following SDO bits will be low until the CMDERR condition is cleared. (the CS pin is forced to the inactive state).
 - 4: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the CS pin is driven inactive (V_{IH}).

FIGURE 7-8: Decrement Command - SDI and SDO States.

Note:	Table 7-2 shows the valid addresses for
	the Decrement Wiper command. Other
	addresses are invalid.

7.8.1 SINGLE DECREMENT

Typically, the \overline{CS} pin starts at the inactive state (V_{IH}), but may already be in the active state due to the completion of another command.

Figure 6-4 through Figure 6-5 show possible waveforms for a single Decrement. The decrement operation requires that the \overline{CS} pin be in the active state (V_{IL}or V_{IHH}). Typically, the \overline{CS} pin will be in the inactive state (V_{IL}or V_{IHH}) and is driven to the active state (V_{IL}or V_{IHH}). Then the 8-bit Decrement Command (Command Byte) is clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.

The wiper value will decrement from the wiper's Full Scale value (100h on 8-bit devices and 80h on 7-bit devices). Above the wiper's Full Scale value (8-bit =101h to 1FFh, 7-bit = 81h to FFh), the decrement command is disabled. If the Wiper register has a Zero Scale value (000h), then the wiper value will not decrement. See Table 7-4 for additional information on the Decrement Command vs. the current volatile wiper value.

The Decrement commands only require the Decrement command byte, while the $\overline{\text{CS}}$ pin is active (V_{IL}or V_{IHH}) for a single decrement.

After the wiper is decremented to the desired position, the \overline{CS} pin should be forced to V_{IH} to ensure that unexpected transitions on the SCK pin <u>do</u> not cause the wiper setting to change. Driving the \overline{CS} pin to V_{IH} should occur as soon as possible (within device specifications) after the last desired decrement occurs.

TABLE 7-5:	DECREMENT OPERATION VS.
	VOLATILE WIPER VALUE

	t Wiper ting	Wiper (W)	Decrement Command				
7-bit Pot	8-bit Pot	Properties	Operates?				
3FFh 081h	3FFh 101h	Reserved (Full Scale (W = A))	No				
080h	100h	Full Scale (W = A)	Yes				
07Fh	0FFh	W = N					
041h	081						
040h	080h	W = N (Mid Scale)	Yes				
03Fh	07Fh	W = N					
001h	001						
000h	000h	Zero Scale (W = B)	No				

7.8.2 CONTINUOUS DECREMENTS

Continuous Decrements are possible only when writing to the volatile memory registers (address 00h, 01h, and 04h).

Figure 7-9 shows a continuous Decrement sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

When executing continuous Decrement commands, the selected wiper will be altered from n to n-1 for each Decrement command received. The wiper value will decrement from the wiper's Full Scale value (100h on 8-bit devices and 80h on 7-bit devices). Above the wiper's Full Scale value (8-bit =101h to 1FFh, 7-bit = 81h to FFh), the decrement command is disabled. If the Wiper register has a Zero Scale value (000h), then the wiper value will not decrement. See Table 7-4 for additional information on the Decrement Command vs. the current volatile wiper value. Decrement commands can be sent repeatedly without raising \overline{CS} until a desired condition is met. The value in the Volatile Wiper register can be read using a Read Command and written to the corresponding Non-Volatile Wiper EEPROM using a Write Command.

When executing a continuous command string, the Decrement command can be followed by any other valid command.

The wiper terminal will move after the command has been received (8th clock).

After the wiper is decremented to the desired position, the \overline{CS} pin should be forced to V_{IH} to ensure that "unexpected" transitions (on the SCK pin do not cause the wiper setting to change). Driving the \overline{CS} pin to V_{IH} should occur as soon as possible (within device specifications) after the last desired decrement occurs.

	COMMAND BYTE										COI	COMMAND BYTE COMMAND BYTE													
(DECR COMMAND (n-1)) (DECR COMMAND (n-1										(n-1))	(DECR COMMAND (n-1))							N						
SDI	A D 3	A D 2	A D 1	A D 0	1	0	Х	Х	A D 3	A D 2	A D 1	A D 0	1	0	Х	Х	A D 3	A D 2	A D 1	A D 0	1	0	Х	Х	
	1	1	1	1	1	1	1*	1	1	1	1	1	1	1	1*	1	1	1	1	1	1	1	1*	1	Note 1, 2
SDO	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Note 3, 4
300	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	Note 3, 4
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	Note 3, 4
	N	lote	2:	Vali	d Ao	ddre	ss/C	comi	man	d cc	ombi	nati	on.		er re	egist	ers	(AD3	3:AC	00) ()h ai	nd 1	h.		
 Invalid Address/Command combination. If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the CS pin is forced to the inactive state). 																									
FIGUR	RE 7	7-9 :																DO -	·	tes.					

7.9 Modify Write Protect or WiperLock Technology (High Voltage) Enable and Disable

This command is a special case of the High Voltage **Decrement Wiper** and High Voltage **Increment Wiper** commands to the non-volatile memory locations 02h, 03h, and 0Fh. This command is used to enable or disable either the software Write Protect, wiper 0, wiper 1, wiper 2 and wiper 3 WiperLock Technology. Table 7-6 shows the memory addresses, the High Voltage command and the result of those commands on the non-volatile WP, WL0 WL1, WL2, or WL3 bits. The format of the command is shown in Figure 7-8 (Enable) or Figure 7-6 (Disable).

7.9.1 SINGLE ENABLE WRITE PROTECT OR WIPERLOCK TECHNOLOGY (HIGH VOLTAGE)

Figure 6-4 through Figure 6-5 show possible waveforms for a single Modify Write Protect or WiperLock Technology command.

A Modify Write Protect or WiperLock Technology Command will only start an EEPROM write cycle (t_{wc}) after a properly formatted Command (8-clocks) has been received and the \overline{CS} pin transitions to the inactive state (V_{IH}).

After the \overline{CS} pin is driven inactive (V_{IH}), the serial interface may immediately be re-enabled by driving the \overline{CS} pin to the active state (V_{II} or V_{IHH}).

During an EEPROM write cycle, only serial commands to Volatile memory (addresses 00h, 01h, 04h, 05h, 06h, 07h, and 0Ah) are accepted. All other serial commands are ignored until the EEPROM write cycle (t_{wc}) completes. This allows the Host Controller to operate on the Volatile Wiper registers and the TCON register, and to Read the Status Register. The EEWA bit in the Status register indicates the status of an EEPROM Write Cycle.

Memory	Command's	and Result				
Address	High Voltage Decrement Wiper	High Voltage Increment Wiper				
00h	Wiper 0 register is decremented	Wiper 0 register is incremented				
01h	Wiper 1 register is decremented	Wiper 1 register is incremented				
02h	WL0 is enabled	WL0 is disabled				
03h	WL1 is enabled	WL1 is disabled				
04h ⁽¹⁾	TCON0 register not changed, CMDERR bit is	TCON0 register not changed, CMDERR bit is				
	set	set				
05h ⁽¹⁾	STATUS register not changed, CMDERR bit is	STATUS register not changed, CMDERR bit is				
	set	set				
06h	Wiper 2 register is decremented	Wiper 2 register is incremented				
07h	Wiper 3 register is decremented	Wiper 3 register is incremented				
08h	WL2 is enabled	WL2 is disabled				
09h	WL3 is enabled	WL3 is disabled				
0Ah ⁽¹⁾	TCON1 register not changed, CMDERR bit is	TCON1 register not changed, CMDERR bit is				
	set	set				
0Bh - 0Eh ⁽¹⁾	Reserved	Reserved				
0Fh	WP is enabled	WP is disabled				

TABLE 7-6: ADDRESS MAP TO MODIFY WRITE PROTECT AND WIPERLOCK TECHNOLOGY

Note 1: Reserved addresses: Increment or Decrement commands are invalid for these addresses.

8.0 APPLICATIONS EXAMPLES

Non-volatile digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming. The MCP434X/436X devices can be used to replace the common mechanical trim pot in applications where the operating and terminal voltages are within CMOS process limitations ($V_{DD} = 2.7V$ to 5.5V).

8.1 Split Rail Applications

All inputs that would be used to interface to a Host Controller support High Voltage on their input pin. This allows the MCP43XX device to be used in split power rail applications.

An example of this is a battery application where the $PIC^{(R)}$ MCU is directly powered by the battery supply (4.8V) and the MCP43XX device is powered by the 3.3V regulated voltage.

For SPI applications, these inputs are:

- <u>CS</u>
- SCK
- SDI (or SDI/SDO)
- <u>WP</u>
- RESET

Figure 8-1 through Figure 8-2 show three example split rail systems. In this system, the MCP43XX interface input signals need to be able to support the PIC MCU output high voltage (V_{OH}).

In Example #1 (Figure 8-1), the MCP43XX interface input signals need to be able to support the PIC MCU output high voltage (V_{OH}). If the split rail voltage delta becomes too large, then the customer may be required to do some level shifting due to MCP43XX V_{OH} levels related to Host Controller V_{IH} levels.

In Example #2 (Figure 8-2), the MCP43XX interface input signals need to be able to support the lower voltage of the PIC MCU output high voltage level (V_{OH}).

Table 8-1 shows an example PIC microcontroller I/O voltage specifications and the MCP43XX specifications. So this PIC MCU operating at 3.3V will drive a V_{OH} at 2.64V, and for the MCP43XX operating at 5.5V, the V_{IH} is 2.47V. Therefore, the interface signals meet specifications.




FIGURE 8-1: System 1.

Example Split Rail




FIGURE 8-2: Example Split Rail System 2.

TABLE 8-1: V_{OH} - V_{IH} COMPARISONS

	PIC ⁽¹⁾		м	CP4XX)	Comment	
V _{DD}	V _{IH}	V _{OH}	V_{DD}	V _{IH}	V _{OH}	Comment
5.5	4.4	4.4	2.7	1.215	(3)	
5.0	4.0	4.0	3.0	1.35	(3)	
4.5	3.6	3.6	3.3	1.485	(3)	
3.3	2.64	2.64	4.5	2.025	_ (3)	
3.0	2.4	2.4	5.0	2.25	(3)	
2.7	2.16	2.16	5.5	2.475	(3)	


Note 1: V_{OH} minimum = 0.8 * V_{DD} ; V_{OL} maximum = 0.6V V_{IH} minimum = 0.8 * V_{DD} ; V_{IL} maximum = 0.2 * V_{DD} ;

- 2: V_{OH} minimum (SDA only) =; V_{OL} maximum = 0.2 * V_{DD} V_{IH} minimum = 0.45 * V_{DD} ; V_{IL} maximum = 0.2 * V_{DD}
- **3:** The only MCP4XXX output pin is SDO, which is Open-Drain (or Open-Drain with Internal Pull-up) with High Voltage Support

8.2 Techniques to Force the CS Pin to V_{IHH}

The circuit in Figure 8-3 shows a method using the TC1240A doubling charge pump. When the SHDN pin is high, the TC1240A is off, and the level on the $\overline{\text{CS}}$ pin is controlled by the PIC® microcontrollers (MCUs) IO2 pin.

When the SHDN pin is low, the TC1240A is on and the V_{OUT} voltage is 2 * V_{DD}. The resistor R₁ allows the CS pin to go higher than the voltage such that the PIC MCU's IO2 pin "clamps" at approximately V_{DD}.





The circuit in Figure 8-4 shows the method used on the MCP402X Non-volatile Digital Potentiometer Evaluation Board (Part Number: MCP402XEV). This method requires that the system voltage be approximately 5V. This ensures that when the PIC10F206 enters a brown-out condition, there is an insufficient voltage level on the CS pin to change the stored value of the wiper. The MCP402X Non-volatile Digital Potentiometer Evaluation Board User's Guide (DS51546) contains a complete schematic.

GP0 is a general purpose I/O pin, while GP2 can either be a general purpose I/O pin or it can output the internal clock.

For the serial commands, configure the GP2 pin as an input (high impedance). The output state of the GP0 pin will determine the voltage on the \overline{CS} pin (V_{IL} or V_{IH}).

For high-voltage serial commands, force the GP0 output pin to output a high level (V_{OH}) and configure the GP2 pin to output the internal clock. This will form a charge pump and increase the voltage on the \overline{CS} pin (when the system voltage is approximately 5V).




FIGURE 8-4:MCP4XXX Non-volatileDigital Potentiometer Evaluation Board(MCP402XEV) implementation to generate the V_{IHH} voltage.

8.3 Using Shutdown Modes

Figure 8-5 shows a possible application circuit where the independent terminals could be used. Disconnecting the wiper allows the transistor input to be taken to the Bias voltage level (disconnecting A and or B may be desired to reduce system current). Disconnecting Terminal A modifies the transistor input by the R_{BW} rheostat value to the Common B. Disconnecting Terminal B modifies the transistor input by the R_{AW} rheostat value to the Common A. The Common A and Common B connections could be connected to V_{DD} and V_{SS} .




FIGURE 8-5: Example Application Circuit using Terminal Disconnects.

8.4 Design Considerations

In the design of a system with the MCP43XX devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations

8.4.1 POWER SUPPLY CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-6 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1 $\mu F.$ This capacitor should be placed as close (within 4 mm) to the device power pin (V_{DD}) as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, V_{DD} and V_{SS} should reside on the analog plane.




FIGURE 8-6: Connections.

Typical Microcontroller

8.4.2 LAYOUT CONSIDERATIONS

Several layout considerations may be applicable to your application. These may include:

- Noise
- Footprint Compatibility
- PCB Area Requirements

8.4.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP43XX's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

If low noise is desired, breadboards and wire-wrapped boards are not recommended.

8.4.2.2 Footprint Compatibility

The specification of the MCP43XX pinouts was done to allow systems to be designed to easily support the use of either the dual (MCP42XX) or quad (MCP43XX) device.

Figure 8-7 shows how the dual pinout devices fit on the quad device footprint. For the Rheostat devices, the dual device is in the MSOP package, so the footprints would need to be offset from each other.




FIGURE 8-7: Quad Pinout (TSSOP Package) vs. Dual Pinout.

Figure 8-8 shows possible layout implementations for an application to support the quad and dual options on the same PCB.




FIGURE 8-8: Dual Devices.

Layout to support Quad and

8.4.2.3 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-2 shows the package dimensions and area for the different package options. The table also shows the relative area factor compared to the smallest area. For space critical applications, the QFN package would be the suggested package.

TABLE 8-2:	PACKAGE FOOTPRINT ⁽¹⁾
------------	----------------------------------

	Package			ackage Footprint			
s				nsions m)	(mm²)	Area	
Pin	ິ້ຼິ Type Code		х	Y	Area (r	Relative	
14	TSSOP	ST	5.10	6.40	32.64	2.04	
20	QFN	ML	4.00	4.00	16.00	1	
20	TSSOP	ST	6.60	6.40	42.24	2.64	
N	ote 1 D	oos not	include	rocom	mondo	h land	

Note 1: Does not include recommended land pattern dimensions.

8.4.3 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (Tempco) are shown in Figure 2-8, Figure 2-19, Figure 2-29, and Figure 2-39.

These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end to end change is R_{AB} resistance.

8.4.4 HIGH VOLTAGE TOLERANT PINS

High Voltage support (V_{IHH}) on the Serial Interface pins supports two features. These are:

- In-Circuit Accommodation of split rail applications and power supply sync issues
- User configuration of the Non-Volatile EEPROM, Write Protect, and WiperLock feature
- Note: In many applications, the High Voltage will only be present at the manufacturing stage so as to "lock" the Non-Volatile wiper value (after calibration) and the contents of the EEPROM. This ensures that since High Voltage is not present under normal operating conditions, these values can not be modified.

9.0 DEVELOPMENT SUPPORT

9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP43XX devices. The currently available tools are shown in Table 9-1.

These boards may be purchased directly from the Microchip web site at www.microchip.com.

TABLE 9-1: DEVELOPMENT TOOLS

9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-2 shows some of these documents.

Board Name	Part #	Supported Devices
20-pin TSSOP and SSOP Evaluation Board	TSSOP20EV	MCP43XX
MCP4361 Evaluation Board ⁽¹⁾	MCP43XXEV	MCP4361
MCP42XX Digital Potentiometer PICtail Plus Demo Board	MCP42XXDM-PTPLS	MCP42XX
MCP4XXX Digital Potentiometer Daughter Board ⁽²⁾	MCP4XXXDM-DB	MCP42XXX, MCP42XX, MCP4021, and MCP4011

Note 1: This Evaluation Board is planned to be available by March 2010. This board uses the TSSOP20EV PCB and requires the PICkit Serial Analyzer (see User's Guide for details). This kit also includes 1 blank TSSOP20EV PCB.

2: Requires the use of a PICDEM Demo board (see User's Guide for details)

TABLE 9-2: TECHNICAL DOCUMENTATION


Application Note Number	Title	Literature #
AN1080	Understanding Digital Potentiometers Resistor Variations	DS01080
AN737	Using Digital Potentiometers to Design Low-Pass Adjustable Filters	DS00737
AN692	Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect	DS00692
AN691	Optimizing the Digital Potentiometer in Precision Circuits	DS00691
AN219	Comparing Digital Potentiometers to Mechanical Potentiometers	DS00219
—	Digital Potentiometer Design Guide	DS22017
—	Signal Chain Design Guide	DS21825


MCP434X/436X

NOTES:

10.0 **PACKAGING INFORMATION**


10.1 **Package Marking Information**





Example






Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		0.65 BSC	
Overall Height	Α	-	_	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	_	0.15
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	Footprint L1		1.00 REF	
Foot Angle	φ	0°	_	8°
Lead Thickness	с	0.09	_	0.20
Lead Width	b	0.19	-	0.30

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е		4.00 BSC	
Exposed Pad Width	E2	2.60	2.70	2.80
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.60	2.70	2.80
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length



	1	MILLIMETER	S	
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		3.93	
Contact Pad Spacing	C2		3.93	
Contact Pad Width	X1			0.30
Contact Pad Length	Y1			0.73
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2126A

20-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			6	
Dimensi	on Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	е		0.65 BSC		
Overall Height	А	_	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	6.40	6.50	6.60	
Foot Length	L	0.45	0.60	0.75	
Footprint	Footprint L1		1.00 REF		
Foot Angle	ф	0°	-	8°	
Lead Thickness	с	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-088B

20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	E 0.65 BSC		
Contact Pad Spacing	С		5.90	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2088A

MCP434X/436X

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (December 2009)

• Original Release of this Document.

MCP434X/436X

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NOX	<u>xx </u>	Examples:
	tance Temperature Package	 a) MCP4341-502E/XX: 5 kΩ, 20-LD Device b) MCP4341T-502E/XX: T/R, 5 kΩ, 20-LD Device c) MCP4341-103E/XX: 10 kΩ, 20-LD Device d) MCP4341T-103E/XX: T/R, 10 kΩ, 20-LD Device e) MCP4341-503E/XX: 50 kΩ, 20-LD Device f) MCP4341T-503E/XX: T/R, 50 kΩ, 20-LD Device g) MCP4341-104E/XX: 100 kΩ, 20-LD Device
	(Tape and Reel) MCP4342: Quad Non-Volatile 7-bit Rheostat MCP4342T: Quad Non-Volatile 7-bit Rheostat	 h) MCP4341T-104E/XX: T/R, 100 kΩ, 20-LD Device a) MCP4342-502E/XX: 5 kΩ, 14-LD Device
	(Tape and Reel) MCP4361: Quad Non-Volatile 8-bit Potentiometer MCP4361T: Quad Non-Volatile 8-bit Potentiometer (Tape and Reel) MCP4362: MCP4362T: Quad Non-Volatile 8-bit Rheostat MCP4362T: Quad Non-Volatile 8-bit Rheostat (Tape and Reel) (Tape and Reel)	 b) MCP4342T-502E/XX: T/R, 5 kΩ, 14-LD Device c) MCP4342T-103E/XX: 10 kΩ, 14-LD Device d) MCP4342T-103E/XX: T/R, 10 kΩ, 14-LD Device e) MCP4342-503E/XX: 50 kΩ, 8LD Device f) MCP4342-104E/XX: T/R, 50 kΩ, 14-LD Device g) MCP4342-104E/XX: 100 kΩ, 14-LD Device h) MCP4342T-104E/XX: T/R, 100 kΩ, 14-LD Device h) MCP4342T-104E/XX: T/R, 100 kΩ, 14-LD Device
Resistance Version:	502 = 5 kΩ 103 = 10 kΩ 503 = 50 kΩ 104 = 100 kΩ	 a) MCP4361-502E/XX: 5 kΩ, 20-LD Device b) MCP4361T-502E/XX: T/R, 5 kΩ, 20-LD Device c) MCP4361-103E/XX: 10 kΩ, 20-LD Device d) MCP4361T-103E/XX: T/R, 10 kΩ, 20-LD Device e) MCP4361-503E/XX: 50 kΩ, 20-LD Device f) MCP4361T-503E/XX: T/R, 50 kΩ, 20-LD Device
Temperature Range	$E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}$	 mor 43611-304E/XX: 10, 30 kΩ, 20-LD Device mor 43611-104E/XX: 100 kΩ, 20-LD Device mor 43611-104E/XX: 1/R, 100 kΩ, 20-LD Device
Package	ST = Plastic Thin Shrink Small Outline (TSSOP), 14/20-lead ML = Plastic Quad Flat No-lead (4x4 QFN), 20-lead	 a) MCP4362-502E/XX: 5 kΩ, 14-LD Device b) MCP4362T-502E/XX: T/R, 5 kΩ, 14-LD Device c) MCP4362-103E/XX: 10 kΩ, 14-LD Device d) MCP4362T-103E/XX: T/R, 10 kΩ, 14-LD Device e) MCP4362-503E/XX: 50 kΩ, 14-LD Device
		 f) MCP4362T-503E/XX: T/R, 50 kΩ, 14-LD Device g) MCP4362-104E/XX: 100 kΩ, 14-LD Device h) MCP4362T-104E/XX: T/R, 100 kΩ, 14-LD Device XX = ST for 14/20-lead TSSOP = ML for 20-lead QFN

MCP434X/436X

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820