HM5316123B Series

131,072-word × 16-bit Multiport CMOS Video RAM

Preliminary

ELPIDA

The HM5316123B is a 2-Mbit multiport video RAM equipped with a 128-kword × 16-bit dynamic RAM and a 256-word × 16-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM5316123B has compatibility with the HM5316123.

Features

- Multiport organization
  Asynchronous and simultaneous operation of RAM and SAM capability
    RAM: 128-kword × 16-bit
    SAM: 256-word × 16-bit
- Access time
    RAM: 70 ns/80 ns/100 ns (max)
    SAM: 20 ns/23 ns/25 ns (max)
- Cycle time
    RAM: 130 ns/150 ns/180 ns (min)
    SAM: 25 ns/28 ns/30 ns (min)
- Low power
    Active   RAM: 660 mW/605 mW/550 mW
              SAM: 468 mW/413 mW/385 mW
    Standby   38.5mW (max)
- Masked-write-transfer cycle capability
- Stopping column feature capability
- Persistent mask capability
- Byte write control capability: $2\overline{WE}$ control
- Fast page mode capability
  Cycle time: 45ns/50ns/55ns
  Power RAM: 688 mW/660 mW/633 mW
- Mask write mode capability

- Bidirectional data transfer cycle between RAM and SAM capability
- Split transfer cycle capability
- Block write mode capability
- Flash write mode capability
- 3 variations of refresh (8 ms/512 cycles)
    –$\overline{RAS}$-only refresh
    –$\overline{CAS}$-before-$\overline{RAS}$ refresh
   –Hidden refresh
- TTL compatible

Ordering Information

Type No.	Access time	Package
HM5316123BF-7	70ns	64-pin plastic shrink SOP (FP-64DS)
HM5316123BF-8	80ns	
HM5316123BF-10	100ns	

Elpida Memory, Inc. is a joint venture DRAM company of NEC corporation and Hitachi, Ltd.

Pin Arrangement

HM5316123BF Series

V_{CC}	1	64	SC
$\overline{DT/DE}$	2	63	$\overline{SE}$
V_{SS}	3	62	V_{SS}
$SI/\overline{O0}$	4	61	SI/O15
I/O0	5	60	I/O15
SI/O1	6	59	SI/O14
I/O1	7	58	I/O14
V_{CC}	8	57	V_{CC}
SI/O2	9	56	SI/O13
I/O2	10	55	I/O13
SI/O3	11	54	SI/O12
I/O3	12	53	I/O12
V_{SS}	13	52	V_{SS}
SI/O4	14	51	SI/O11
I/O4	15	50	I/O11
SI/O5	16	49	SI/O10
I/O5	17	48	I/O10
V_{CC}	18	47	V_{CC}
SI/O6	19	46	SI/O9
I/O6	20	45	I/O9
SI/O7	21	44	SI/O8
I/O7	22	43	I/O8
V_{SS}	23	42	V_{SS}
$\overline{WEL}$	24	41	DSF1
$\overline{WEU}$	25	40	DSF2
$\overline{RAS}$	26	39	$\overline{CAS}$
A8	27	38	QSF
A7	28	37	A0
A6	29	36	A1
A5	30	35	A2
A4	31	34	A3
V_{CC}	32	33	V_{SS}

(Top View)

Pin Description

Symbol	Function
A0 – A8	Address inputs
I/O0 – I/O15	RAM port data inputs/outputs
SI/O0 – SI/O15	SAM port data inputs/outputs
$\overline{RAS}$	Row address strobe
$\overline{CAS}$	Column address strobe
$\overline{WEU}$	Upper byte write enable
$\overline{WEL}$	Lower byte write enable
$\overline{DT/OE}$	Date transfer/output enable
SC	Serial clock
$\overline{SE}$	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
V_{CC}	Power Supply
V_{SS}	Ground

Block Diagram

HM5316123B Series

Pin Functions

$\overline{RAS}$ (input pin): $\overline{RAS}$ is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of $\overline{RAS}$. The input level of these signals determine the operation cycle of the HM5316123B.

Table 1. Operation Cycles of the HM5316123B

| Mnemonic Code | $\overline{RAS}$ | | | | | $\overline{CAS}$ | | Address | | I/On Input | |
	$\overline{CAS}$	DT/$\overline{OE}$	$\overline{WE}$	DSF1	DSF2	DSF1	DSF2	$\overline{RAS}$	$\overline{CAS}$	$\overline{RAS}$	$\overline{CAS}$/$\overline{WE}$
CBRS	0	—	0	1	0	—	0	Stop	—	—	—
CBRR	0	—	1	0	0	—	0	—	—	—	—
CBRN	0	—	1	1	0	—	0	—	—	—	—
MWT	1	0	0	0	0	—	0	Row	TAP	WN	—
MSWT	1	0	0	1	0	—	0	Row	TAP	WM	—
RT	1	0	1	0	0	—	0	Row	TAP	—	—
SRT	1	0	1	1	0	—	0	Row	TAP	—	—
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data

| Mnemonic Code | Write Mask | Pers W.M. | Register | | No.of Bndry | Function |
			WM	Color		
CBRS	—	—	—	—	Set	CBR refresh with stop resister set
CBRR	—	Reset	Reset	—	Reset	CBR refresh with register reset
CBRN	—	—	—	—	—	CBR refresh (no reset)
MWT	Yes	No Yes	Load/use Use	—	—	Mask write transfer (new/old mask)
MSWT	Yes	No Yes	Load/use Use	—	Use	Masked split write transfer (new/old mask)
RT	—	—	—	—	—	Read transfer
SRT	—	—	—	—	Use	Split read transfer
RWM	YES	No Yes	Load/use Use	—	—	Road/write (new/old mask)

Preliminary Data Sheet E0160H10 **ELPIDA**

Table 1. Operation Cycles of the HM5316123B (cont)

| Mnemonic Code | $\overline{RAS}$ | | | | | $\overline{CAS}$ | | Address | | I/On Input | |
	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	—	Input data
BW (No)	1	1	1	0	0	1	0	Row	Column	—	Column Mask
FWM	1	1	0	1	0	—	0	Row	—	WM	—
LMR and Old Mask Set	1	1	1	1	0	0	0	(Row)	—	—	Mask Data
LCR	1	1	1	1	0	1	0	(Row)	—	—	Color
Option	0	0	0	0	0	—	0	Mode	—	Data	—

| Mnemonic Code | Write Mask | Pers W.M. | Register | | No.of Bndry | Function |
			WM	Color		
BWM	Yes	No Yes	Load/use Use	Use	—	Block write (new/old mask)
RW (No)	No	No	—	—	—	Read/write (no mask)
BW (No)	No	No	—	Use	—	Block write (no mask)
FWM	Yes	No Yes	Load/use Use	Use	—	Masked flash write (new/old mask)
LMR and Old Mask Set	—	Set	Load	—	—	Load mask register and old mask set
LCR	—	—	—	Load	—	Load color resister set
Option	—	—	—	—	—	—

Notes: 1. With CBRS, all SAM operations use stop register.
2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.
3. DSF2 is fixed low in all operation. (for the addition of operation mode in future)

$\overline{CAS}$ (input pin): Column address and DSF1 signals are fetched into chip at the falling edge of $\overline{CAS}$, which determines the operation mode of the HM5316123B. $\overline{CAS}$ controls output impedance of I/O in RAM.

A0 – A8 (input pins): Row address (AX0 – AX8) is determined by A0 – A8 level at the falling edge of $\overline{RAS}$. Column address (AY0 – AY7) is determined by A0 – A7 level at the falling edge of $\overline{CAS}$. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

$\overline{WEU}$ and $\overline{WEL}$ (Input pins): $\overline{WEU}$ and $\overline{WEL}$ pins have two functions at the falling edge of $\overline{RAS}$ and after. When either $\overline{WEU}$ or $\overline{WEL}$ is low at the falling edge of $\overline{RAS}$, the HM5316123B turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ($\overline{WEU}$ and $\overline{WEL}$ levels at the falling edge of $\overline{RAS}$ is don't care in read cycle.) When both $\overline{WEU}$ and $\overline{WEL}$ are high at the falling edge of $\overline{RAS}$, a no mask write cycle is executed. After that, $\overline{WEU}$ and $\overline{WEL}$ switch read/write cycles. Both $\overline{WEU}$ and $\overline{WEL}$ must be held high in a read cycle. In a transfer cycle, the direction of transfer is determined by $\overline{WEU}$ and $\overline{WEL}$ levels at the falling edge of $\overline{RAS}$. When either $\overline{WEU}$ or $\overline{WEL}$ is low, data is transferred from SAM to RAM (data is written into RAM), and when both $\overline{WEU}$ and $\overline{WEL}$ are high, data is transferred from RAM to SAM (data is read from RAM).

I/O0 – I/O15 (input/output pins): I/O pins function as mask data at the falling edge of $\overline{RAS}$ (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as inut/output pins as those of a standard DRAM. In block write cycle, they function as column mask data at the falling edges of $\overline{CAS}$, and $\overline{WEU}$ or $\overline{WEL}$.

$\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as $\overline{DT}$ (data transfer) pin at the falling edge of $\overline{RAS}$ and as $\overline{OE}$ (output enable) pin after that. When $\overline{DT}$ is low at the falling edge of $\overline{RAS}$, this cycle becomes a transfer cycle. When $\overline{DT}$ is high at the falling edge of $\overline{RAS}$, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

$\overline{SE}$ (input pin): $\overline{SE}$ pin activates SAM. When $\overline{SE}$ is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. $\overline{SE}$ can be used as a mask for serial write because the internal pointer is incremented at the rising edge of SC.

SI/O0 – SI/O15 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a masked write transfer cycle, SI/O inputs data.

DSF1 (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of $\overline{RAS}$ when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

DSF2 (input pin): DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM5316123B.

QSF (output pin): QSF outputs data of address A7 in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing address 255 in SAM.

Operation of HM5316123B

RAM Port Operation

RAM Read Cycle ($\overline{DT/OE}$ high, $\overline{CAS}$ high and DSF1 low at the falling edge of $\overline{RAS}$, DSF1 low at the falling edge of $\overline{CAS}$)

Row address is entered at the $\overline{RAS}$ falling edge and column address at the $\overline{CAS}$ falling edge to the device as in standard DRAM. Then, when $\overline{WEU}$ or $\overline{WEL}$ is high and $\overline{DT/OE}$ is low while $\overline{CAS}$ is low, the selected address data outputs through I/O pin. At the falling edge of $\overline{RAS}$, $\overline{DT/OE}$ and $\overline{CAS}$ become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and $\overline{RAS}$ to column address delay time (t_{RAD}) specifications are added to enable fast page mode.

RAM Write Cycle (Eraly Write, Delayed Write, Read-Modify-Write)
($\overline{DT/OE}$ high, $\overline{CAS}$ high and DSF1 low at the falling edge of $\overline{RAS}$, DSF1 low at the falling edge of $\overline{CAS}$)

• No Mask Write Cycle ($\overline{WEU}$ and $\overline{WEL}$ high at the falling edge of $\overline{RAS}$)

When $\overline{CAS}$ is set low and either $\overline{WEU}$ or $\overline{WEL}$ is set low after $\overline{RAS}$ low, a write cycle is executed.
If either $\overline{WEU}$ or $\overline{WEL}$ is set low before the $\overline{CAS}$ falling edge, this cycle becomes an early write cycle and all I/O become in high impedance. All 16 data are latched on the falling edge of $\overline{CAS}$. If only one of $\overline{WEU}$ and $\overline{WEL}$ is low when $\overline{CAS}$ falls, the write will affect only those corresponding 8 bits. If the other of $\overline{WEU}$ and $\overline{WEL}$ falls at the same time in the cycle, the write will then occur for those 8 bits, with the latched data.
If both $\overline{WEU}$ and $\overline{WEL}$ are set low after the $\overline{CAS}$ falling edge, this cycle becomes a delayed write cycle and all 16 data are latched on the falling edge of $\overline{WEU}$ or $\overline{WEL}$. Byte write occures if only one of $\overline{WEU}$ or $\overline{WEL}$ falls during the cycle. I/O does not become high impedance in this cycle, so data should be entered with $\overline{OE}$ in high.
If both $\overline{WEU}$ and $\overline{WEL}$ are set low after t_{CWD} (min) and t_{AWD} (min) after the $\overline{CAS}$ falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving $\overline{OE}$ high.

• Mask Write Mode ($\overline{WEU}$ or $\overline{WEL}$ low at the falling edge of $\overline{RAS}$)

If $\overline{WEU}$ or $\overline{WEL}$ is set low at the falling edge of $\overline{RAS}$, two modes of mask write cycle are capable.
1. In new mask mode, mask data is loaded from I/O pin and used. Whether or not an I/O is written depends on I/O level at the falling edge of $\overline{RAS}$. The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the $\overline{RAS}$ cycle. So, in page mode cycles the mask data is retained during the page access.
2. If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation is known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

Fast Page Mode Cycle ($\overline{DT/OE}$ high, $\overline{CAS}$ high and DSF1 low at the falling edge of $\overline{RAS}$)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling $\overline{CAS}$ while $\overline{RAS}$ is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), $\overline{RAS}$ to column address delay time (t_{RAD}), and access time from $\overline{CAS}$ precharge (t_{ACP}) are added. In one $\overline{RAS}$ cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 µs).

HM5316123B Series

Color Register Set/Read Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high, $\overline{\text{WEU}}$ and $\overline{\text{WEL}}$ high and DSF1 high at the falling edge of $\overline{\text{RAS}}$)

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 16 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is just as same as the usual write cycle, so read, early write and delayed write cycle can be executed. In this cycle, the HM5316123B refreshes the row address fetched at the falling edge of $\overline{\text{RAS}}$.

Mask Register Set/Read Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high, $\overline{\text{WEU}}$ and $\overline{\text{WEL}}$ high, and DSF1 high at the falling edge of $\overline{\text{RAS}}$)

In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 16 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits,

so once it is set, it retains the data until reset. Since mask register set cycle is just as same as the usual read and write cycle, so read, early and delayed write cycles can be executed.

Flash Write Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high, $\overline{\text{WEU}}$ or $\overline{\text{WEL}}$ low, and DSF1 high at the falling edge of $\overline{\text{RAS}}$)

In a flash write cycle, a row of data (256 word x 16 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When $\overline{\text{CAS}}$ and $\overline{\text{DT/OE}}$ is set high, $\overline{\text{WEU}}$ or $\overline{\text{WEL}}$ is low, and DSF1 is high at the falling edge of $\overline{\text{RAS}}$, this cycle starts. Then, the row address to clear is given to row address. Mask data is as same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.)


Figure 1 Use of Flash Write

Block Write Cycle ($\overline{CAS}$ high, $\overline{DT}/\overline{OE}$ high and DSF1 low at the falling edge of $\overline{RAS}$, DSF1 high and $\overline{WEU}$ or $\overline{WEL}$ low at the falling edge of $\overline{CAS}$)

In a block write cycle, 4 columns of data (4 column x 16 bit) are cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The mask data on I/Os and the mask data on column addresses can be determined independently. I/O level at the falling edge of $\overline{CAS}$ determines the address to be cleared. (See Figure 2.) The block write cycle is as the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycle can be executed.

• No mask Mode Block Write Cycle ($\overline{WEU}$ and $\overline{WEL}$ high at the falling edge of $\overline{RAS}$)

The data on 16 I/Os are all cleared when $\overline{WEU}$ and $\overline{WEL}$ are high at the falling edge of $\overline{RAS}$.

• Mask Block Write Cycle ($\overline{WEU}$ or $\overline{WEL}$ low at the falling edge of $\overline{RAS}$)

When either $\overline{WEU}$ or $\overline{WEL}$ is low at the falling edge of $\overline{RAS}$, the HM5316123B starts mask block write cycle to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. In new mask mode, the mask data is available in the $\overline{RAS}$ cycle. In persistent mask mode, I/O don't care about mask mode.

• Column Mask ($\overline{WEU}$ or $\overline{WEL}$ low at the falling edge of $\overline{CAS}$)

Column mask data is determined by 4I/Os (I/O0, I/O1, I/O2, I/O3) level at $\overline{CAS}$ low and $\overline{WEU}$ or $\overline{WEL}$ low edge. When upper byte column mask is performed by $\overline{WEL}$ high and $\overline{WEU}$ low, column mask data are determined by 4I/Os (I/O0, I/O1, I/O2, I/O3) and other I/Os (I/O4 to I/O15) don't care.

Figure 2 Use of Block Write

Transfer Operation

The HM5316123B provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. Theses transfer cycles are set by driving $\overline{CAS}$ high and $\overline{DT}/\overline{OE}$ low at the falling edge of $\overline{RAS}$. They have following functions:

(1) Transfer data between row address and SAM data register

Read transfer cycle and split read transfer cycle: RAM to SAM

Masked write transfer cycle and masked split write transfer cycle: SAM to RAM

(2) Determine SI/O state (except for split read transfer cycle and masked split write transfer cycle)

Read transfer cycle: SI/O output

Masked write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available)before SAM access, after power on, and determined for each transfer cycle.

(4) Use the stopping columns (boundaries) in the serial shift register. If the stopping columns have been set, split transfer cycles use the stopping columns, but any boundaries cannot be set as the start address.

(5) Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle ($\overline{CAS}$ high, $\overline{DT}/\overline{OE}$ low, $\overline{WEU}$ and $\overline{WEL}$ high and DSF1 low at the falling edge of $\overline{RAS}$)

This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low, $\overline{WEU}$ and $\overline{WEL}$ high and DSF1 low at the falling edge of $\overline{RAS}$. The row address data (256 x 16 bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT}/\overline{OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.


Figure 3 Real Time Read Transfer

Masked Write Transfer cycle ($\overline{CAS}$ high, $\overline{DT}/\overline{OE}$ low, $\overline{WEU}$ or $\overline{WEL}$ low, and DSF1 low at the falling edge of $\overline{RAS}$)

Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to RAM. Whether one I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of $\overline{RAS}$. This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported. The row address of data transferred into RAM is determined by the address at the falling edge of $\overline{RAS}$. The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after $\overline{RAS}$ becomes high. SAM access is inhibited during $\overline{RAS}$ low. In this period, SC must bot be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addreses of RAM by write transfer cycle. However, the adddress to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8)

Split Read Transfer Cycle ($\overline{CAS}$ high, $\overline{DT}/\overline{OE}$ low, $\overline{WEU}$ and $\overline{WEL}$ high and DSF1 high at the falling edge of $\overline{RAS}$)

To execute a continuous serial read by real time read transfer, the HM5316123B must satisfy SC and $\overline{DT}/\overline{OE}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

The HM5316123B supports two types of split register operation. One is the normal split register operation to split the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure 4 shows the block diagram for the normal split register operation. SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word x 16-bit each. Let us suppose that data is read from upper data reagister DR1 (The row address AX8 is 0 and SAM address A7 is 1.). When split read transfer is executed setting row address AX8 to 0 and SAM start addresses A0 to A6, 128-word x 16-bit data are transferred from RAM to the lower data register DR0 (SAM address A7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 to 1 and SAM start addresses A0 to A6 while data are read from data register DR1, 128-word x 16-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR1 after data are read from data register DR2. In split read data transfer, the SAM start address A7 is automatically set in the data register, which isn't used.

The data on SAM address A7, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when $\overline{CAS}$ is high, $\overline{DT}/\overline{OE}$ is low, $\overline{WEU}$ and $\overline{WEL}$ is high and DSF1 is high at the falling edge of $\overline{RAS}$. The cycle can be executed asyncronously with SC. However, HM5316123B must be satisfied tSTS (min) timing specified between SC rising (Boundary address) and $\overline{RAS}$ falling. In split transfer cycle, the HM5316123B must satisfy t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between $\overline{RAS}$ or $\overline{CAS}$ falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle. SAM start address must be set in every split read transfer cycle.

Figure 4 Block Diagram for Split Transfer

Note: Ym is the SAM start address in before SRT. Bi and Bj initiate the boundary address.

Figure 5 Limitation in Split Transfer

Masked Split Write Transfer Cycle ($\overline{CAS}$ high, $\overline{DT/OE}$ low, $\overline{WEU}$ or $\overline{WEL}$ low and DSF1 high at the falling edge of $\overline{RAS}$)

A continuous serial write cannot be executed because accessing SAM is inhibited during $\overline{RAS}$ low in write transfer. Masked split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by masked split write transfer cycle. However, masked write transfer cycle must be executed before split write transfer cycle. And in this masked split write transfer cycle, the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.

Stopping Column in Split Transfer Cycle

The HM5316123B has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B6.)

First of all a read data transfer cycle is executed, and SAM start addresses A0 to A7 are set. The RAM data are transferred to the SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data are transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data are transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM. In stopping column, split transfer is needed for jump operation between lower SAM and upper SAM.


Figure 6 Example of Boundary Split Register

Stopping Column Boundary Table

		Stop	Address			
Boundary code	Column size	A2	A3	A4	A5	A6
B2	4	0	*	*	*	*
B3	8	1	0	*	*	*
B4	16	1	1	0	*	*
B5	32	1	1	1	0	*
B6	64	1	1	1	1	0
B7	128	1	1	1	1	1

Notes: 1. A0, A1, and A7: don't care
2. *: don't care

Stopping Column Set Cycle (CBRS)

This cycle becomes stopping column set cycle by driving $\overline{\text{CAS}}$ low, $\overline{\text{WEU}}$ or $\overline{\text{WEL}}$ low, DSF1 high at the falling edge of $\overline{\text{RAS}}$. Stopping column data (boundaries) are latched from address inputs on the falling edge of $\overline{\text{RAS}}$. To determine the boundary, A2 to A6 can be used and don't care A0, A1, and A7. In the HM5316123B, 6 types of boundary (B2 to B7) can be set including the default case. (See stopping column boundary table.) If A2 to A5 are set to high and A6 is set to low, the boundaries (B6) are selected. Figure 6 shows the example. The stop address that is set by the CBRS is used from next split transfer cycle. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

Register Reset Cycle (CBRR)

This cycle becomes register reset cycle (CBRR) by driving $\overline{\text{CAS}}$ low, $\overline{\text{WEU}}$ and $\overline{\text{WEL}}$ high, and DSF1 low at the falling edge of $\overline{\text{RAS}}$. A CBRR can reset the persistent mask operation and stopping column operation, so the HM5316123B becomes the new mask operation and boundary code B7. When a CBRR is executed for stopping column operation reset and split transfer operation, it need to satisfy t_{STS} (min) and t_{RST} (min) between $\overline{\text{RAS}}$ falling and SC rising for correct SAM read/write operation.

No Reset CBR Cycle (CBRN)

This cycle becomes no reset CBR cycle (CBRN) by driving $\overline{\text{CAS}}$ low, $\overline{\text{WE}}$ high and DSF1 high at the falling edge of $\overline{\text{RAS}}$. The CBRN can only execute the refresh operation.

Byte Control ($\overline{\text{WEU}}$, $\overline{\text{WEL}}$)

In a write cycle, when $\overline{\text{WEL}}$ set low and $\overline{\text{WEU}}$ set high, I/O0 to I/O7 become write mode and I/O8 to I/O15 become no write mode, and when $\overline{\text{WEL}}$ set high and $\overline{\text{WEU}}$ set low, I/O0 to I/O7 become no write mode and I/O8 to I/O15 become write mode. The write cycle that byte control is capable are RAM write cycle, block write cycle, load write mask register cycle and load color register cycle. The byte control write cycle is capable to execute early write, delay write, read-modify-write and page mode. But write mask in new mask mode, flash write, transfer and refresh cycle can not execute byte control.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is a read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When $\overline{SE}$ is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is masked write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If $\overline{SE}$ is high, SI/O data isn't fetched into data register. The internal pointer is incremented by the SC rising, so $\overline{SE}$ high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh cycle to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) $\overline{RAS}$-only refresh cycle, (2) $\overline{CAS}$-before-$\overline{RAS}$ (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{RAS}$, such as read/write cycles or transfer cycles, can also refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

(1) $\overline{RAS}$-Only Refresh Cycle: $\overline{RAS}$-only refresh cycle is executed by activating only the $\overline{RAS}$ cycle with $\overline{CAS}$ fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from a data transfer cycle, $\overline{DT/OE}$ must be high at the falling edge of $\overline{RAS}$.

(2) CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating $\overline{CAS}$ before $\overline{RAS}$. In this cycle, the refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because $\overline{CAS}$ circuits don't operate.

(3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating $\overline{RAS}$ when $\overline{DT/OE}$ and $\overline{CAS}$ keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift resister and selector), organized as fully static circuitry, require no refresh.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	−1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	−0.5 to +7.0	V
Short circuit output current	Iout	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	−55 to +125	°C

Recommended DC Operating Conditions ($Ta = 0$ to $+70°C$)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	4.5	5.0	5.5	V	1
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	−0.5[*2]	—	0.8	V	1

Notes: 1. All voltage referred to V_{SS}
2. −3.0 V for pulse width $\leq$ 10 ns.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V)

| Parameter | Symbol | HM5316123B | | | | | | Unit | Test conditions | |
| | | -7 | | -8 | | -10 | | | | |
		Min	Max	Min	Max	Min	Max			
Operating current	I_{CC1}	—	120	—	110	—	100	mA	$\overline{RAS}$, $\overline{CAS}$ cycling t_{RC} = min	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC7}	—	195	—	175	—	160	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
Block write current	I_{CC1BW}	—	125	—	115	—	100	mA	$\overline{RAS}$, $\overline{CAS}$ cycling t_{RC} = min	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC7BW}	—	200	—	180	—	160	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
Standby current	I_{CC2}	—	7	—	7	—	7	mA	$\overline{RAS}$, $\overline{CAS}$ = V_{IH}	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC8}	—	85	—	75	—	70	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
$\overline{RAS}$-only refresh current	I_{CC3}	—	115	—	105	—	90	mA	$\overline{RAS}$ cycling $\overline{CAS}$ = V_{IH} t_{RC} = min	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC9}	—	185	—	165	—	150	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
Fast page mode current *3	I_{CC4}	—	125	—	120	—	115	mA	$\overline{CAS}$ cycling $\overline{RAS}$ = V_{IL} t_{PC} = min	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC10}	—	200	—	185	—	175	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
Fast page mode block write current *3	I_{CC4BW}	—	145	—	135	—	130	mA	$\overline{CAS}$ cycling $\overline{RAS}$ = V_{IL} t_{PC} = min	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC10BW}	—	220	—	205	—	195	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
$\overline{CAS}$-before $\overline{RAS}$ refresh current	I_{CC5}	—	85	—	75	—	65	mA	$\overline{RAS}$ cycling t_{RC} = min	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC11}	—	155	—	140	—	125	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
Data transfer current	I_{CC6}	—	130	—	120	—	110	mA	$\overline{RAS}$, $\overline{CAS}$ cycling t_{RC} = min	SC = V_{IL}, $\overline{SE}$ = V_{IH}
	I_{CC12}	—	205	—	185	—	165	mA		$\overline{SE}$ = V_{IL}, SC cycling t_{SCC} = min
Input leakage current	I_{LI}	−10	10	−10	10	−10	10	μA		
Output leakage current	I_{LO}	−10	10	−10	10	−10	10	μA		
Output high voltage	V_{OH}	2.4	—	2.4	—	2.4	—	V	I_{OH} = −1 mA	
Output low voltage	V_{OL}	—	0.4	—	0.4	—	0.4	V	I_{OL} = 2.1 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed once while $\overline{RAS}$ is low and $\overline{CAS}$ is high.
3. Address can be changed once in 1 page cycle (t_{PC}).

Capacitance (Ta = 25°C, V_{CC} = 5 V ± 10 %, f = 1 MHz, Bias: Clock, I/O = V_{CC}, address = V_{SS})

Parameter	Symbol	Typ	Max	Unit	Note
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	5	pF	1
Output capacitance (I/O, SI/O, QSF)	$C_{I/O}$	—	7	pF	1

Notes: 1. This parameter is sampled and not 100% tested.

HM5316123B Series

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V) [1], [16]

Test Conditions

– Input rise and fall times: 5ns
– Input pulse levels: V_{SS} to 3.0 V
– Input timing reference levels: 0.8 V, 2.4 V
– Output timing reference levels: 0.8 V, 2.0 V
– Output load: RAM 1TTL+CL(50PF)
          SAM, QSF 1TTL+CL(30PF)
          (Including scope and jig)

Common Parameter

Parameter	Symbol	HM5316123B -7 Min	-7 Max	-8 Min	-8 Max	-10 Min	-10 Max	Unit	Notes
Random read or write cycle time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{RAS}$ precharge time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{RAS}$ pulse width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{CAS}$ pulse width	t_{CAS}	20	—	20	—	25	—	ns	
Row address setup time	t_{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t_{RAH}	10	—	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t_{CAH}	12	—	15	—	15	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t_{RCD}	20	50	20	60	20	75	ns	2
$\overline{RAS}$ hold time referenced to $\overline{CAS}$	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{CAS}$ hold time referenced to $\overline{RAS}$	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t_{CRP}	10	—	10	—	10	—	ns	

Common Parameter (cont)

Parameter	Symbol	HM5316123B -7 Min	-7 Max	-8 Min	-8 Max	-10 Min	-10 Max	Unit	Notes
Transition time (rise to fall)	t_T	3	50	3	50	3	50	ns	3
Refresh period	t_{REF}	—	8	—	8	—	8	ms	
$\overline{DT}$ to $\overline{RAS}$ setup time	t_{DTS}	0	—	0	—	0	—	ns	
$\overline{DT}$ to $\overline{RAS}$ hold time	t_{DTH}	10	—	10	—	10	—	ns	
DSF1 to $\overline{RAS}$ setup time	t_{FSR}	0	—	0	—	0	—	ns	
DSF1 to $\overline{RAS}$ hold time	t_{RFH}	10	—	10	—	10	—	ns	
DSF1 to $\overline{CAS}$ setup time	t_{FSC}	0	—	0	—	0	—	ns	
DSF1 to $\overline{CAS}$ hold time	t_{CFH}	12	—	15	—	15	—	ns	
Data-in to $\overline{CAS}$ delay time	t_{DZC}	0	—	0	—	0	—	ns	4
Data-in to $\overline{OE}$ delay time	t_{DZO}	0	—	0	—	0	—	ns	4
Output buffer turn-off delay referenced to $\overline{CAS}$	t_{OFF1}	—	15	—	20	—	20	ns	5
Output buffer turn-off delay referenced to $\overline{OE}$	t_{OFF2}	—	15	—	20	—	20	ns	5

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM5316123B -7 Min	-7 Max	-8 Min	-8 Max	-10 Min	-10 Max	Unit	Notes
Access time from $\overline{RAS}$	t_{RAC}	—	70	—	80	—	100	ns	6, 7
Access time from $\overline{CAS}$	t_{CAC}	—	20	—	20	—	25	ns	7, 8
Access time from $\overline{OE}$	t_{OAC}	—	20	—	20	—	25	ns	7
Address access time	t_{AA}	—	35	—	40	—	45	ns	7, 9
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time	t_{RCH}	0	—	0	—	0	—	ns	10
Read command hold time referenced to $\overline{RAS}$	t_{RRH}	0	—	5	—	10	—	ns	10
$\overline{RAS}$ to column address delay time	t_{RAD}	15	35	15	40	15	55	ns	2
Column address to $\overline{RAS}$ lead time	t_{RAL}	35	—	40	—	45	—	ns	
Column address to $\overline{CAS}$ lead time	t_{CAL}	35	—	40	—	45	—	ns	
Page mode cycle time	t_{PC}	45	—	50	—	55	—	ns	
$\overline{CAS}$ precharge time	t_{CP}	7	—	10	—	10	—	ns	
Access time from $\overline{CAS}$ precharge	t_{ACP}	—	40	—	45	—	50	ns	
Page mode $\overline{RAS}$ pulse width	t_{RASP}	70	100000	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Parameter	Symbol	HM5316123B -7 Min	-7 Max	-8 Min	-8 Max	-10 Min	-10 Max	Unit	Notes
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	11
Write command hold time	t_{WCH}	12	—	15	—	15	—	ns	
Write command pulse width	t_{WP}	12	—	15	—	15	—	ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	20	—	20	—	20	—	ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	20	—	20	—	20	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	12
Data-in hold time	t_{DH}	12	—	15	—	15	—	ns	12
$\overline{WE}$ to $\overline{RAS}$ setup time	t_{WS}	0	—	0	—	0	—	ns	
$\overline{WE}$ to $\overline{RAS}$ hold time	t_{WH}	10	—	10	—	10	—	ns	
Mask data to $\overline{RAS}$ setup time	t_{MS}	0	—	0	—	0	—	ns	
Mask data to $\overline{RAS}$ hold time	t_{MH}	10	—	10	—	10	—	ns	
$\overline{OE}$ hold time referenced to $\overline{WE}$	t_{OEH}	15	—	20	—	20	—	ns	
Page mode cycle time	t_{PC}	45	—	50	—	55	—	ns	
$\overline{CAS}$ precharge time	t_{CP}	7	—	10	—	10	—	ns	
$\overline{CAS}$ to data-in delay time	t_{CDD}	15	—	20	—	20	—	ns	13
Page mode $\overline{RAS}$ pulse width	t_{RASP}	70	100000	80	100000	100	100000	ns	

HM5316123B Series

Read-Modify-Write Cycle

Parameter	Symbol	HM5316123B -7 Min	-7 Max	-8 Min	-8 Max	-10 Min	-10 Max	Unit	Notes
Read-modify-write cycle time	t_{RWC}	180	—	200	—	230	—	ns	
$\overline{RAS}$ pulse width (read-modify-write cycle)	t_{RWS}	120	10000	130	10000	150	10000	ns	
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	40	—	45	—	50	—	ns	14
Column address to $\overline{WE}$ delay time	t_{AWD}	60	—	65	—	70	—	ns	14
$\overline{OE}$ to data-in delay time	t_{ODD}	15	—	20	—	20	—	ns	12
Access time from $\overline{RAS}$	t_{RAC}	—	70	—	80	—	100	ns	6, 7
Access time from $\overline{CAS}$	t_{CAC}	—	20	—	20	—	25	ns	7, 8
Access time from $\overline{OE}$	t_{OAC}	—	20	—	20	—	25	ns	7
Address access time	t_{AA}	—	35	—	40	—	45	ns	7, 9
$\overline{RAS}$ to column address delay time	t_{RAD}	15	35	15	40	15	55	ns	
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	20	—	20	—	20	—	ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	20	—	20	—	20	—	ns	
Write command pulse width	t_{WP}	12	—	15	—	15	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	12
Data-in hold time	t_{DH}	12	—	15	—	15	—	ns	12
$\overline{OE}$ hold time referenced to $\overline{WE}$	t_{OEH}	15	—	20	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM5316123B						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ setup time ($\overline{CAS}$-before-$\overline{RAS}$ refresh)	t_{CSR}	10	—	10	—	10	—	ns	
$\overline{CAS}$ hold time ($\overline{CAS}$-before-$\overline{RAS}$ refresh)	t_{CHR}	10	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t_{RPC}	10	—	10	—	10	—	ns	

Flash Write Cycle, Block Write Cycle, and Register Read Cycle

Parameter	Symbol	HM5316123B						Unit	Notes
		-7		8		-10			
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ to data-in delay time	t_{CDD}	15	—	20	—	20	—	ns	13
$\overline{OE}$ to data-in delay time	t_{ODD}	15	—	20	—	20	—	ns	13

CBR Refresh with Register Reset

Parameter	Symbol	HM5316123B						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Split transfer setup time	t_{STS}	20	—	20	—	25	—	ns	
Split transfer hold time referenced to $\overline{RAS}$	t_{RST}	70	—	80	—	100	—	ns	

Read Transfer Cycle

Parameter	Symbol	HM5316123B -7 Min	Max	-8 Min	Max	-10 Min	Max	Unit	Notes
$\overline{DT}$ hold time referenced to $\overline{RAS}$	t_{RDH}	60	10000	65	10000	80	10000	ns	
$\overline{DT}$ hold time referenced to $\overline{CAS}$	t_{CDH}	20	—	20	—	25	—	ns	
$\overline{DT}$ hold time referenced to column address	t_{ADH}	25	—	30	—	30	—	ns	
$\overline{DT}$ precharge time	t_{DTP}	20	—	20	—	30	—	ns	
$\overline{DT}$ to $\overline{RAS}$ delay time	t_{DRD}	60	—	70	—	80	—	ns	
SC to $\overline{RAS}$ setup time	t_{SRS}	15	—	20	—	30	—	ns	
1st SC to $\overline{RAS}$ hold time	t_{SRH}	70	—	80	—	100	—	ns	
1st SC to $\overline{CAS}$ hold time	t_{SCH}	25	—	25	—	25	—	ns	
1st SC to column address hold time	t_{SAH}	40	—	45	—	50	—	ns	
Last SC to $\overline{DT}$ delay time	t_{SDD}	5	—	5	—	5	—	ns	
1st SC to $\overline{DT}$ hold time	t_{SDH}	10	—	13	—	15	—	ns	
$\overline{DT}$ to QSF delay time	t_{DQD}	—	30	—	35	—	35	ns	15
QSF hold time referenced to $\overline{DT}$	t_{DQH}	5	—	5	—	5	—	ns	
Serial data-in to 1st SC delay time	t_{SZS}	0	—	0	—	0	—	ns	
Serial clock cycle time	t_{SCC}	25	—	28	—	30	—	ns	
SC pulse width	t_{SC}	5	—	10	—	10	—	ns	
SC precharge time	t_{SCP}	10	—	10	—	10	—	ns	
SC access time	t_{SCA}	—	20	—	23	—	25	ns	15
Serial data-out hold time	t_{SOH}	5	—	5	—	5	—	ns	
Serial data-in setup time	t_{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t_{SIH}	15	—	15	—	15	—	ns	
$\overline{RAS}$ to column address delay time	t_{RAD}	15	35	15	40	15	55	ns	
Column address to $\overline{RAS}$ lead time	t_{RAL}	35	—	40	—	45	—	ns	
$\overline{RAS}$ to QSF delay time	t_{RQD}	—	70	—	75	—	85	ns	15
$\overline{CAS}$ to QSF delay time	t_{CQD}	—	35	—	35	—	35	ns	15

Read Transfer Cycle (cont)

Parameter	Symbol	HM5316123B						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
QSF hold time referenced to $\overline{RAS}$	t_{RQH}	20	—	20	—	25	—	ns	
QSF hold time referenced to $\overline{CAS}$	t_{CQH}	5	—	5	—	5	—	ns	

Masked Write Transfer Cycle

Parameter	Symbol	HM5316123B						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
SC setup time referenced to $\overline{RAS}$	t_{SRS}	15	—	20	—	30	—	ns	
$\overline{RAS}$ to SC delay time	t_{SRD}	20	—	25	—	25	—	ns	
Serial output buffer turn-off time referenced to $\overline{RAS}$	t_{SRZ}	10	30	10	35	10	50	ns	
$\overline{RAS}$ to serial data-in delay time	t_{SID}	30	—	35	—	50	—	ns	
$\overline{RAS}$ to QSF delay time	t_{RQD}	—	70	—	75	—	85	ns	15
$\overline{CAS}$ to QSF delay time	t_{CQD}	—	35	—	35	—	35	ns	15
QSF hold time referenced to $\overline{RAS}$	t_{RQH}	20	—	20	—	25	—	ns	
QSF hold time referenced to $\overline{CAS}$	t_{CQH}	5	—	5	—	5	—	ns	
Serial clock cycle time	t_{SCC}	25	—	28	—	30	—	ns	
SC pulse width	t_{SC}	5	—	10	—	10	—	ns	
SC precharge time	t_{SCP}	10	—	10	—	10	—	ns	
SC access time	t_{SCA}	—	20	—	23	—	25	ns	15
Serial data-out hold time	t_{SOH}	5	—	5	—	5	—	ns	
Serial data-in setup time	t_{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t_{SIH}	15	—	15	—	15	—	ns	

Split Read Transfer Cycle, Masked Split Write Transfer Cycle

Parameter	Symbol	HM5316123B -7 Min	Max	-8 Min	Max	-10 Min	Max	Unit	Notes
Split transfer setup time	t_{STS}	20	—	20	—	25	—	ns	
Split transfer hold time referenced to $\overline{RAS}$	t_{RST}	70	—	80	—	100	—	ns	
Split transfer hold time referenced to $\overline{CAS}$	t_{CST}	20	—	20	—	25	—	ns	
Split transfer hold time referenced to column address	t_{AST}	35	—	40	—	45	—	ns	
SC to QSF delay time	t_{SQD}	—	30	—	30	—	30	ns	15
QSF hold time referenced to SC	t_{SQH}	5	—	5	—	5	—	ns	
Serial clock cycle time	t_{SCC}	25	—	28	—	30	—	ns	
SC pulse width	t_{SC}	5	—	10	—	10	—	ns	
SC precharge time	t_{SCP}	10	—	10	—	10	—	ns	
SC access time	t_{SCA}	—	20	—	23	—	25	ns	15
Serial data-out hold time	t_{SOH}	5	—	5	—	5	—	ns	
Serial data-in setup time	t_{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t_{SIH}	15	—	15	—	15	—	ns	
$\overline{RAS}$ to column address delay time	t_{RAD}	15	35	15	40	15	55	ns	
Column address to $\overline{RAS}$ lead time	t_{RAL}	35	—	40	—	45	—	ns	

Serial Read Cycle, Serial Write Cycle

| Parameter | Symbol | HM5316123B | | | | | | Unit | Notes |
| | | -7 | | -8 | | -10 | | | |
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	t_{SCC}	25	—	28	—	30	—	ns	
SC pulse width	t_{SC}	5	—	10	—	10	—	ns	
SC precharge width	t_{SCP}	10	—	10	—	10	—	ns	
Access time from SC	t_{SCA}	—	20	—	23	—	25	ns	15
Access time from $\overline{SE}$	t_{SEA}	—	17	—	20	—	25	ns	15
Serial data-out hold time	t_{SOH}	5	—	5	—	5	—	ns	
Serial output buffer turn-off time referenced to $\overline{SE}$	t_{SHZ}	—	15	—	20	—	20	ns	5,17
$\overline{SE}$ to serial output in low-Z	t_{SLZ}	0	—	0	—	0	—	ns	5,17
Serial data-in setup time	t_{SIS}	0	—	0	—	0	—	ns	
Serial data-in hold time	t_{SIH}	15	—	15	—	15	—	ns	
Serial write enable setup time	t_{SWS}	0	—	0	—	0	—	ns	
Serial wrtie enable hold time	t_{SWH}	15	—	15	—	15	—	ns	
Serial write disable setup time	t_{SWIS}	0	—	0	—	0	—	ns	
Serial write disable hold time	t_{SWIH}	15	—	15	—	15	—	ns	

HM5316123B Series

Notes: 1. AC measurements assume $t_T = 5$ ns.

2. When $t_{RCD} > t_{RCD}$ (max) and $t_{RAD} > t_{RAD}$ (max), access time is specified by t_{CAC} or t_{AA}.

3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL}.

4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.

5. t_{OFF1} (max), t_{OFF2} (max), t_{SHZ} (max) and t_{SLZ} (min) are defined as the time at which the output acheives the open circuit condition ($V_{OH} - 100$ mV, $V_{OL} + 100$ mV). This parameter is sampled and not 100% tested.

6. Assume that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.

7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.

8. When $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max), access time is specified by t_{CAC}.

9. When $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max), access time is specified by t_{AA}.

10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.

11. When $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.

12. These parameters are specified by the later falling edge of $\overline{CAS}$ or $\overline{WEU}$ and $\overline{WEL}$.

13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by $\overline{CAS}$ or $\overline{OE}$ prior to applying data to the device when output buffer is on.

14. When $t_{AWD} \geq t_{AWD}$ (min) and $t_{CWD} \geq t_{CWD}$ (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t_{ODD} (min) must be satisfied because output buffer must be turned off by $\overline{OE}$ prior to applying data to the device.

15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.

16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that least 8 initialization cycle is the CBRR for internal register reset. This CBRR need not t_{STS} and t_{RST}.

17. When t_{SHZ} and t_{SLZ} are measured in the same V_{CC} and Ta condition and tr and tf of $\overline{SE}$ are less than 5 ns, $t_{SHZ} \leq t_{SLZ}$ +5 ns. This parameter is sampled and not 100% tested.

18. When both $\overline{WEU}$ and $\overline{WEL}$ go low at the same time, all 16-bits data are written into the device, $\overline{WEU}$ and $\overline{WEL}$ cannot be staggered within the same write cycles.

19. After power-up, QSF output may be High-Z, so 1 sc cycle is needed to be Low-Z it.

20. DSF2 pin is open pin, but Hitachi recommends it is fixed low in all operation for the addition mode in future.

Timing Waveforms*21

Read Cycle

Note: 21. ▨ V_{IH} or V_{IL}

▩ Invalid Dout

Fast page Mode Read Cycle

Write Cycle

The write cycle state table as shown below is applied to early write, delayed write, page mode write, and read-modify write.

Write Cycle State Table

		$\overline{RAS}$	$\overline{CAS}$	$\overline{RAS}$	$\overline{RAS}$	$\overline{CAS}$
		DSF1	DSF1	$\overline{WEU}, \overline{WEL}$	I/O	I/O
MNEU	Cycle	W1	W2	W3	W4	W5
RWM	Write mask (new/old) Write DQs to I/Os	0	0	0	Write mask[*1]	Valid data
BWM	Write mask (new/old) Block write	0	1	0	Write mask[*2]	Column mask[*2]
RW	Normal write (no mask)	0	0	1	H or L[*1]	Valid data
BW	Block write (no mask)	0	1	1	H or L[*2]	Column mask[*2]
LMR[*4]	Load write mask resister	1	0	1	H or L	Write mask data[*3]
LCR[*4]	Load color resister	1	1	1	H or L	Color data

Notes: 1.

$\overline{WEU}, \overline{WEL}$	Mode	I/O data/$\overline{RAS}$
Either Low	New mask mode	Mask
	Persistent mask mode	H or L (mask register used)
Both High	No mask	H or L

I/O Mask Data (In new mask mode)
Low: Mask
High: Non Mask
In persistent mask mode, I/O don't care

2. Reference Figure 2 Use of Block Write.
3. I/O Write Mask Data
Low: Mask
High: Non Mask
4. Column Address: H or L

Early Write Cycle

W1 to W5: See write cycle state table for the logic states.

Preliminary Data Sheet E0160H10 **ELPIDA**

Delayed Write Cycle

W1 to W5: See write cycle state table for the logic states

HM5316123B Series

Fast page Mode Write Cycle (Early Write)

W1 to W5: See write cycle state table for the logic states

Fast page Mode Write Cycle (Delayed Write)

W1 to W5: See write cycle state table for the logic states

Preliminary Data Sheet E0160H10 **ELPIDA**

Read Modify Write Cycle

W1 to W5: See write cycle state table for the logic states

HM5316123B Series

$\overline{RAS}$-Only Refresh Cycle

$\overline{WE}$: H or L

$\overline{CAS}$-Before-$\overline{RAS}$ refresh Cycle

SC : H or L

Hidden Refresh Cycle

HM5316123B Series

$\overline{\text{CAS}}$-Before-$\overline{\text{RAS}}$ Set Cycle (CBRS)

A0, A1, A7 : Don't care
SC: Dont care

$\overline{\text{CAS}}$-Before-$\overline{\text{RAS}}$ Reset Cycle (CBRR)

Note: 1. Bi, Bj initiate the boundary addresses.

Preliminary Data Sheet E0160H10 **ELPIDA**

Flash Write Cycle

Register Read Cycle (Mask data, Color data)

Note: 1. State of DSF1 at falling edge of $\overline{CAS}$

State	0	1
Accessed data	Mask data (LMR)	Color data (LCR)

Read Transfer Cycle-1

Read Transfer Cycle-2

Masked Write Transfer Cycle

Note: 1. I/O mask data (In new mask mode)
Low: Mask
High: Non mask
I/O: Don't care in persistent mask mode.

Split Read Transfer Cycle

Notes: 1. Ym is the SAM start address in before SRT.
2. Bi, Bj initiate the boundary address.
3. A7 : H or L
SAM start address can't set on the boundary address.

Masked Split Write Transfer Cycle

Notes: 1. Ym is the SAM start address in before SRWT.
2. Bi, Bj initiate the boundary address.
3. I/O Mask data (In new mask mode)
   Low: Mask
   High: Non mask
   I/O: Don't care in persistent mask mode.
4. A7: H or L
   SAM start address can't set on the boundary address.

HM5316123B Series

Serial Read Cycle


Sereal Write Cycle

Package Dimensions

HM5316123BF Series (FP-64DS)   **Unit: mm**

Cautions

1. Elpida Memory, Inc. neither warrants nor grants licenses of any rights of Elpida Memory, Inc.'s or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Elpida Memory, Inc. bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.

2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.

3. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, contact Elpida Memory, Inc. before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.

4. Design your application so that the product is used within the ranges guaranteed by Elpida Memory, Inc. particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. product does not cause bodily injury, fire or other consequential damage due to operation of the Elpida Memory, Inc. product.

5. This product is not designed to be radiation resistant.

6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Elpida Memory, Inc..

7. Contact Elpida Memory, Inc. for any questions regarding this document or Elpida Memory, Inc. semiconductor products.