131,072-word × 16-bit Multiport CMOS Video RAM

## **Preliminary**

**ELPIDA** 

E0160H10 (Ver. 1.0) (Previous ADE-203-266 (Z)) Jun. 14, 2001

The HM5316123B is a 2-Mbit multiport video RAM equipped with a 128-kword × 16-bit dynamic RAM and a 256-word × 16-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM5316123B has compatibility with the HM5316123.

#### **Features**

• Multiport organization

Asynchronous and simultaneous operation of

RAM and SAM capability RAM: 128-kword × 16-bit

SAM: 256-word  $\times$  16-bit

· Access time

RAM: 70 ns/80 ns/100 ns (max) SAM: 20 ns/23 ns/25 ns (max)

· Cycle time

RAM: 130 ns/150 ns/180 ns (min) SAM: 25 ns/28 ns/30 ns (min)

· Low power

Active RAM: 660 mW/605 mW/550 mW

SAM: 468 mW/413 mW/385 mW

Standby 38.5mW (max)

- · Masked-write-transfer cycle capability
- Stopping column feature capability
- Persistent mask capability
- Byte write control capability: 2WE control
- Fast page mode capability Cycle time: 45ns/50ns/55ns

Power RAM: 688 mW/660 mW/633 mW

· Mask write mode capability


- Bidirectional data transfer cycle between RAM and SAM capability
- Split transfer cycle capability
- Block write mode capability
- · Flash write mode capability
- 3 variations of refresh (8 ms/512 cycles)
  - -RAS-only refresh
  - -<del>CAS</del>-before-<del>RAS</del> refresh
  - -Hidden refresh
- TTL compatible

### **Ordering Information**

Type No.	Access ti	me Package
HM5316123BF-7	70ns	64-pin plastic
HM5316123BF-8	80ns	(FP-64DS)
HM5316123BF-10	100ns	

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.


### Pin Arrangement



### **Pin Description**

Symbol	Function
A0 – A8	Address inputs
I/O0 – I/O15	RAM port data inputs/outputs
SI/O0 – SI/O15	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WEU	Upper byte write enable
WEL	Lower byte write enable
DT/OE	Date transfer/output enable
SC	Serial clock
SE	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground

## **Block Diagram**



## **Pin Functions**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of  $\overline{RAS}$ . The input level of these signals determine the operation cycle of the HM5316123B.

Table 1. Operation Cycles of the HM5316123B

Mnemonic	RAS					CAS	CAS		ess	I/On Input	
Code	CAS	DT/OE	T/OE WE DSF1 DSF2 DSF1 DSF2		DSF2	RAS	CAS	RAS	CAS/WE		
CBRS	0	_	0	1	0	_	0	Stop	_	_	_
CBRR	0	_	1	0	0	-	0	_	_	_	
CBRN	0	_	1	1	0	-	0	_	_	_	
MWT	1	0	0	0	0	-	0	Row	TAP	WN	_
MSWT	1	0	0	1	0	-1	0	Row	TAP	WM	_
RT	1	0	1	0	0	_	0	Row	TAP	_	_
SRT	1	0	1	1	0	-/	0	Row	TAP	_	_
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data

Mnemonic	Write	Doro	Registe	er	No.of	
Code	Mask	Pers W.M.	WM	Color	Bndry	Function
CBRS	_	_		_	Set	CBR refresh with stop resister set
CBRR	_	Reset	Reset	_	Reset	CBR refresh with register reset
CBRN	_	_	_	_	_	CBR refresh (no reset)
MWT	Yes	No Yes	Load/us Use	se —	_	Mask write transfer (new/old mask)
MSWT	Yes	No Yes	Load/us Use	se —	Use	Masked split write transfer (new/old mask)
RT	_	_	_	_	_	Read transfer
SRT	_	_	_	_	Use	Split read transfer
RWM	YES	No Yes	Load/us Use	se —	_	Road/write (new/old mask)

Table 1. Operation Cycles of the HM5316123B (cont)

Mnemonic	RAS					CAS		Address		I/On Input	
Code	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	_	Input data
BW (No)	1	1	1	0	0	1	0	Row	Column	_	Column Mask
FWM	1	1	0	1	0	_	0	Row	_	WM	_
LMR and Old Mask Se	1 et	1	1	1	0	0	0	(Row)	_	_	Mask Data
LCR	1	1	1	1	0	1	0	(Row)	_	_	Color
Option	0	0	0	0	0	7)	0	Mode	_	Data	_

Mnemonic	Write	Pers	Registe	r	No.of	
Code	Mask	W.M.	WM	Color	Bndry	Function
BWM	Yes	No Yes	Load/use Use	e Use	-	Block write (new/old mask)
RW (No)	No	No	_	_	-	Read/write (no mask)
BW (No)	No	No	_	Use	_	Block write (no mask)
FWM	Yes	No Yes	Load/use Use	e Use	_	Masked flash write (new/old mask)
LMR and Old Mask S	— et	Set	Load	_	_	Load mask register and old mask set
LCR	_	_	_	Load	_	Load color resister set
Option	_	_	_	_	_	-

Notes: 1. With CBRS, all SAM operations use stop register.

<sup>2.</sup> After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.

<sup>3.</sup> DSF2 is fixed low in all operation. (for the addition of operation mode in future)

CAS (input pin): Column address and DSF1 signals are fetched into chip at the falling edge of CAS, which determines the operation mode of the HM5316123B. CAS controls output impedance of I/O in RAM.

A0-A8 (input pins): Row address (AX0 – AX8) is determined by A0-A8 level at the falling edge of  $\overline{RAS}$ . Column address (AY0 – AY7) is determined by A0-A7 level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WEU and WEL (Input pins): WEU and WEL pins have two functions at the falling edge of  $\overline{RAS}$  and after. When either WEU or WEL is low at the falling edge of RAS, the HM5316123B turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WEU and  $\overline{\text{WEL}}$  levels at the falling edge of  $\overline{\text{RAS}}$  is don't care in read cycle.) When both  $\overline{WEU}$  and  $\overline{WEL}$ are high at the falling edge of RAS, a no mask write cycle is executed. After that, WEU and  $\overline{\text{WEL}}$  switch read/write cycles. Both  $\overline{\text{WEU}}$  and WEL must be held high in a read cycle. In a transfer cycle, the direction of transfer is determined by WEU and WEL levels at the falling edge of  $\overline{RAS}$ . When either  $\overline{WEU}$  or  $\overline{WEL}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when both  $\overline{\text{WEU}}$  and  $\overline{\text{WEL}}$ are high, data is transferred from RAM to SAM (data is read from RAM).

I/OO-I/O15 (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as inut/output pins as those of a standard DRAM. In block write cycle, they function as column mask data at the falling edges of  $\overline{CAS}$ , and  $\overline{WEU}$  or  $\overline{WEL}$ .

 $\overline{DT}/\overline{OE}$  (input pin):  $\overline{DT}/\overline{OE}$  pin functions as  $\overline{DT}$  (data transfer) pin at the falling edge of  $\overline{RAS}$  and as  $\overline{OE}$  (output enable) pin after that. When  $\overline{DT}$  is low at the falling edge of  $\overline{RAS}$ , this cycle becomes a transfer cycle. When  $\overline{DT}$  is high at the falling edge of  $\overline{RAS}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

 $\overline{SE}$  (input pin):  $\overline{SE}$  pin activates SAM. When  $\overline{SE}$  is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle.  $\overline{SE}$  can be used as a mask for serial write because the internal pointer is incremented at the rising edge of SC.

SI/O0 – SI/O15 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a masked write transfer cycle, SI/O inputs data.

DSF1 (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of  $\overline{RAS}$  when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

DSF2 (input pin): DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM5316123B.

QSF (output pin): QSF outputs data of address A7 in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing address 255 in SAM.

### **Operation of HM5316123B**

### **RAM Port Operation**

**RAM Read Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ , DSF1 low at the falling edge of  $\overline{CAS}$ )

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard  $\overline{DRAM}$ . Then, when  $\overline{WEU}$  or  $\overline{WEL}$  is high and  $\overline{DT/OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through  $\overline{I/OE}$  pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT/OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and  $\overline{CBR}$  refresh cycle. Address access time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable fast page mode.

# RAM Write Cycle (Eraly Write, Delayed Write, Read-Modify-Write)

 $(\overline{DT}/\overline{OE} \text{ high, } \overline{CAS} \text{ high and DSF1 low at the falling edge of } \overline{RAS}, DSF1 low at the falling edge of } \overline{CAS})$ 

• No Mask Write Cycle ( $\overline{WEU}$  and  $\overline{WEL}$  high at the falling edge of  $\overline{RAS}$ )

When  $\overline{CAS}$  is set low and either  $\overline{WEU}$  or  $\overline{WEL}$  is set low after  $\overline{RAS}$  low, a write cycle is executed. If either  $\overline{WEU}$  or  $\overline{WEL}$  is set low before the  $\overline{CAS}$  falling edge, this cycle becomes an early write cycle and all I/O become in high impedance. All 16 data are latched on the falling edge of  $\overline{CAS}$ . If only one of  $\overline{WEU}$  and  $\overline{WEL}$  is low when  $\overline{CAS}$  falls, the write will affect only those corresponding 8 bits. If the other of  $\overline{WEU}$  and  $\overline{WEL}$  falls at the same time in the cycle, the write will then occur for those 8 bits, with the latched data.

If both WEU and WEL are set low after the CAS falling edge, this cycle becomes a delayed write cycle and all 16 data are latched on the falling edge of  $\overline{\text{WEU}}$  or  $\overline{\text{WEL}}$ . Byte write occures if only one of  $\overline{\text{WEU}}$  or  $\overline{\text{WEL}}$  falls during the cycle. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{\text{OE}}$  in high.

If both WEU and WEL are set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one

cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{OE}$  high.

• Mask Write Mode ( $\overline{WEU}$  or  $\overline{WEL}$  low at the falling edge of  $\overline{RAS}$ )

If  $\overline{\text{WEU}}$  or  $\overline{\text{WEL}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , two modes of mask write cycle are capable.

- 1. In new mask mode, mask data is loaded from I/O pin and used. Whether or not an I/O is written depends on I/O level at the falling edge of  $\overline{RAS}$ . The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the  $\overline{RAS}$  cycle. So, in page mode cycles the mask data is retained during the page access.
- 2. If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation is known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

**Fast Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time  $(t_{AA})$ ,  $\overline{RAS}$  to column address delay time  $(t_{RAD})$ , and access time from  $\overline{CAS}$  precharge  $(t_{ACP})$  are added. In one  $\overline{RAS}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max  $(100~\mu s)$ .

Color Register Set/Read Cycle (CAS high, DT/OE high, WEU and WEL high and DSF1 high at the falling edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 16 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is just as same as the usual write cycle, so read, early write and delayed write cycle can be executed. In this cycle, the HM5316123B refreshes the row address fetched at the falling edge of  $\overline{RAS}$ .

Mask Register Set/Read Cycle ( $\overline{CAS}$  high,  $\overline{DT/OE}$  high,  $\overline{WEU}$  and  $\overline{WEL}$  high, and DSF1 high at the falling edge of  $\overline{RAS}$ )

In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 16 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits,

so once it is set, it retains the data until reset. Since mask register set cycle is just as same as the usual read and write cycle, so read, early and delayed write cycles can be executed.

Flash Write Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high,  $\overline{WEU}$  or  $\overline{WEL}$  low, and DSF1 high at the falling edge of  $\overline{RAS}$ )

In a flash write cycle, a row of data (256 word x 16 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When  $\overline{CAS}$  and  $\overline{DT/OE}$  is set high,  $\overline{WEU}$  or  $\overline{WEL}$  is low, and DSF1 is high at the falling edge of  $\overline{RAS}$ , this cycle starts. Then, the row address to clear is given to row address. Mask data is as same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.)




Figure 1 Use of Flash Write

**Block Write Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ , DSF1 high and  $\overline{WEU}$  or  $\overline{WEL}$  low at the falling edge of  $\overline{CAS}$ )

In a block write cycle, 4 columns of data (4 column x 16 bit) are cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The mask data on I/Os and the mask data on column addresses can be determined independently. I/O level at the falling edge of CAS determines the address to be cleared. (See Figure 2.) The block write cycle is as the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycle can be executed.

• No mask Mode Block Write Cycle (WEU and WEL high at the falling edge of RAS)


The data on 16 I/Os are all cleared when WEU and WEL are high at the falling edge of RAS.

• Mask Block Write Cycle ( $\overline{WEU}$  or  $\overline{WEL}$  low at the falling edge of  $\overline{RAS}$ )

When either WEU or WEL is low at the falling edge of RAS, the HM5316123B starts mask block write cycle to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. In new mask mode, the mask data is available in the RAS cycle. In persistent mask mode, I/O don't care about mask mode.

• Column Mask ( $\overline{WEU}$  or  $\overline{WEL}$  low at the falling edge of  $\overline{CAS}$ )

Column mask data is determined by 4I/Os (I/O0, I/O1, I/O2, I/O3) level at CAS low and WEU or WEL low edge. When upper byte column mask is performed by WEL high and WEU low, column mask data are determined by 4I/Os (I/O0, I/O1, I/O2, I/O3) and other I/Os (I/O4 to I/O15) don't care.



### HM5316123B Series Color Register Set Cycle Block Write Cycle **Block Write Cycle** RAS CAS RowXXXColumn A2-A7XXXXXXX RowXXXColumn A2-A7 Address WEU, WEL </ DT/OE DSF1 I/O XXXXXXXColor DataX XX Column Mask Column MaskXXX \*1 I/O data/RAS WEU, WEL Mode Either Low New mask mode Mask Persistent H or L mask mode (mask register used) H or L Both High No mask I/O Mask Data (In new mask mode) Low: Mask High: Non Mask In persistent mask mode, I/O don't care

Figure 2 Use of Block Write

Low: Mask

High: Non Mask

Column0 (A0 = 0, A1 = 0) Mask Data Column1 (A0 = 1, A1 = 0) Mask Data

Column2 (A0 = 0, A1 = 1) Mask Data

Column3 (A0 = 1, A1 = 1) Mask Data

Column Mask Data

I/O0

I/O1

1/02

I/O3

### **Transfer Operation**

The HM5316123B provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. Theses transfer cycles are set by driving  $\overline{CAS}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ . They have following functions:

(1) Transfer data between row address and SAM data register

Read transfer cycle and split read transfer cycle: RAM to SAM

Masked write transfer cycle and masked split write transfer cycle: SAM to RAM

(2) Determine SI/O state (except for split read transfer cycle and masked split write transfer cycle)

Read transfer cycle: SI/O output

Masked write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available)before SAM access, after power on, and determined for each transfer cycle.

(4) Use the stopping columns (boundaries) in the serial shift register. If the stopping columns have been set, split transfer cycles use the stopping

columns, but any boundaries cannot be set as the start address.

(5) Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WEU}$  and  $\overline{WEL}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low,  $\overline{WEU}$  and  $\overline{WEL}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ . The row address data (256 x 16 bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT}/\overline{OE}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT/OE}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT/OE}$  rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t<sub>SZS</sub> (min) of the first SAM access to avoid data contention.




Figure 3 Real Time Read Transfer

Masked Write Transfer cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WEU}$  or  $\overline{WEL}$  low, and DSF1 low at the falling edge of  $\overline{RAS}$ )

Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to RAM. Whether one I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of RAS. This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t<sub>SRD</sub> (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC must bot be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addreses of RAM by write transfer cycle. However, the adddress to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8)

Split Read Transfer Cycle (CAS high, DT/OE low, WEU and WEL high and DSF1 high at the falling edge of RAS)

To execute a continuous serial read by real time read transfer, the HM5316123B must satisfy SC and  $\overline{DT/OE}$  timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

The HM5316123B supports two types of split register operation. One is the normal split register operation to split the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure 4 shows the block diagram for the normal split register operation. SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word x 16-bit each. Let us suppose that data is read from upper data reagister DR1 (The row address AX8 is 0 and SAM address A7 is 1.). When split read transfer is executed setting row address AX8 to 0 and SAM start addresses A0 to A6, 128-word x 16-bit data are transferred from RAM to the lower data register DR0 (SAM

address A7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 to 1 and SAM start addresses A0 to A6 while data are read from data register DR1, 128-word x 16-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR1 after data are read from data register DR2. In split read data transfer, the SAM start address A7 is automatically set in the data register, which isn't used.

The data on SAM address A7, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  is low,  $\overline{WEU}$  and  $\overline{WEL}$  is high and DSF1 is high at the falling edge of  $\overline{RAS}$ . The cycle can be executed asyncronously with SC. However, HM5316123B must be satisfied tSTS (min) timing specified between SC rising (Boundary address) and  $\overline{RAS}$  falling. In split transfer cycle, the HM5316123B must satisfy  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings specified between RAS or  $\overline{CAS}$  falling and column address. (See figure 5.) In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to

state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle. SAM start address must be set in every split read transfer cycle.






Figure 4 Block Diagram for Split Transfer




Figure 5 Limitation in Split Transfer

Masked Split Write Transfer Cycle (CAS high, DT/OE low, WEU or WEL low and DSF1 high at the falling edge of RAS)

A continuous serial write cannot be executed because accessing SAM is inhibited during RAS low in write transfer. Masked split write transfer cycle makes it possible. In this cycle, t<sub>STS</sub> (min), t<sub>RST</sub> (min), t<sub>CST</sub> (min) and t<sub>AST</sub> (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by masked split write transfer cycle. However, masked write transfer cycle must be executed before split write transfer cycle. And in this masked split write transfer cycle, the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.

#### **Stopping Column in Split Transfer Cycle**

The HM5316123B has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B6.)

First of all a read data transfer cycle is executed, and SAM start addresses A0 to A7 are set. The RAM data are transferred to the SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data are transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data are transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM. In stopping column, split transfer is needed for jump operation between lower SAM and upper SAM.




Figure 6 Example of Boundary Split Register

#### **Stopping Column Boundary Table**

		Stop	Address	3		
Boundary code	Column size	A2	A3	A4	A5	A6
B2	4	0	*	*	*	*
В3	8	1	0	*	*	*
B4	16	1	1	0	*	*
B5	32	1	1	1	0	*
B6	64	1	1	1	1	0
B7	128	1	1	1	1	1

Notes: 1. A0, A1, and A7: don't care 2. \*: don't care

#### **Stopping Column Set Cycle (CBRS)**

This cycle becomes stopping column set cycle by driving  $\overline{CAS}$  low,  $\overline{WEU}$  or  $\overline{WEL}$  low, DSF1 high at the falling edge of  $\overline{RAS}$ . Stopping column data (boundaries) are latched from address inputs on the falling edge of  $\overline{RAS}$ . To determine the boundary, A2 to A6 can be used and don't care A0, A1, and A7. In the HM5316123B, 6 types of boundary (B2 to B7) can be set including the default case. (See stopping column boundary table.) If A2 to A5 are set to high and A6 is set to low, the boundaries (B6) are selected. Figure 6 shows the example. The stop address that is set by the CBRS is used from next split transfer cycle. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

#### Register Reset Cycle (CBRR)

This cycle becomes register reset cycle (CBRR) by driving  $\overline{CAS}$  low,  $\overline{WEU}$  and  $\overline{WEL}$  high, and DSF1 low at the falling edge of  $\overline{RAS}$ . A CBRR can reset the persistent mask operation and stopping column operation, so the HM5316123B becomes the new mask operation and boundary code B7. When a CBRR is executed for stopping column operation reset and split transfer operation, it need to satisfy tSTS (min) and tRST (min) between  $\overline{RAS}$  falling and SC rising for correct SAM read/write operation.

#### No Reset CBR Cycle (CBRN)

This cycle becomes no reset CBR cycle (CBRN) by driving  $\overline{CAS}$  low,  $\overline{WE}$  high and DSF1 high at the falling edge of  $\overline{RAS}$ . The CBRN can only execute the refresh operation.

#### Byte Control (WEU, WEL)

In a write cycle, when WEL set low and WEU set high, I/O0 to I/O7 become write mode and I/O8 to I/O15 become no write mode, and when WEL set high and WEU set low, I/O0 to I/O7 become no write mode and I/O8 to I/O15 become write mode. The write cycle that byte control is capable are RAM write cycle, block write cycle, load write mask register cycle and load color register cycle. The byte control write cycle is capable to execute early write, delay write, read-modify-write and page mode. But write mask in new mask mode, flash write, transfer and refresh cycle can not execute byte control.

### **SAM Port Operation**

#### **Serial Read Cycle**

SAM port is in read mode when the previous data transfer cycle is a read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{SE}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

### **Serial Write Cycle**

If previous data transfer cycle is masked write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't fetched into data register. The internal pointer is incremented by the SC rising, so  $\overline{SE}$  high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh cycle to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1)  $\overline{RAS}$ -only refresh cycle, (2) CAS-before-RAS (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS, such as read/write cycles or transfer cycles, can also refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1)  $\overline{RAS}$ -Only Refresh Cycle:  $\overline{RAS}$ -only refresh cycle is executed by activating only the  $\overline{RAS}$  cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from a data transfer cycle,  $\overline{DT}/\overline{OE}$  must be high at the falling edge of  $\overline{RAS}$ .
- (2) CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating  $\overline{CAS}$  before  $\overline{RAS}$ . In this cycle, the refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift resister and selector), organized as fully static circuitry, require no refresh.

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0 to +7.0	V
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

## **Recommended DC Operating Conditions** (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	1
Input high voltage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input low voltage	V <sub>IL</sub>	-0.5 <sup>*2</sup>	_	0.8	V	1

Notes: 1. All voltage referred to  $V_{SS}$  2. -3.0 V for pulse width  $\leq 10 \text{ ns}$ .

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V)

		-7		-8 -10						
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditi	ons
Operating current	I <sub>CC1</sub>	47	120	_	110	_	100	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I <sub>CC7</sub>		195		175	_	160	mA	-cycling t <sub>RC</sub> = min	$\overline{\frac{\text{SE}}{\text{SE}} = \text{V}_{\text{IL}}, \text{ SC cycling}}$ $t_{\text{SCC}} = \min$
Block write current	I <sub>CC1BW</sub>		125	_	115	_	100	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I <sub>CC7BW</sub>		200	_	180	_	160	mA	-cycling t <sub>RC</sub> = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Standby current	I <sub>CC2</sub>	_	7	_	7	-	7	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I <sub>CC8</sub>		85		75		70	mA	- *IH	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
RAS-only refresh current	I <sub>CC3</sub>	_	115		105		90	mA	RAS cycling -CAS =V <sub>IH</sub>	$\underline{SC = V_{IL}, \overline{SE} = V_{IH}}$
	I <sub>CC9</sub>	_	185	_	165		150	mA	t <sub>RC</sub> = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Fast page mode current *3	I <sub>CC4</sub>	_	125		120	_	115	mA	CAS cycling -RAS = V <sub>II</sub>	$\underline{SC = V_{IL}, \overline{SE} = V_{IH}}$
	I <sub>CC10</sub>	_	200	_	185		175	mA	t <sub>PC</sub> = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Fast page mode block write	I <sub>CC4BW</sub>	_	145	_	135	_	130	mA	CAS cycling -RAS = V <sub>IL</sub>	$SC = V_{IL}, \overline{SE} = V_{IH}$
current *3	I <sub>CC10BW</sub>	ı—	220	_	205	_	195	mA	t <sub>PC</sub> = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
CAS-before RAS refresh current	I <sub>CC5</sub>	_	85	_	75		65	mA	RAS cycling -t <sub>RC</sub> = min	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I <sub>CC11</sub>		155	_	140	_	125	mA	RC = IIIII	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Data transfer current	I <sub>CC6</sub>	_	130		120	_	110	mA	RAS, CAS -cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
Current	I <sub>CC12</sub>	_	205	_	185	_	165	mA	t <sub>RC</sub> = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Input leakage current	: I <sub>LI</sub>	-10	10	-10	10	-10	10	μΑ		4
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μΑ		
Output high voltage	V <sub>OH</sub>	2.4	_	2.4	_	2.4	_	٧	I <sub>OH</sub> = -1 mA	4
Output low voltage	V <sub>OL</sub>		0.4		0.4	_	0.4	V	I <sub>OL</sub> = 2.1 m/	Α

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once while  $\overline{RAS}$  is low and  $\overline{CAS}$  is high.
- 3. Address can be changed once in 1 page cycle (t<sub>PC</sub>).

 $\textbf{Capacitance} \; (\text{Ta} = 25 ^{\circ}\text{C}, \, \text{V}_{\text{CC}} = 5 \, \text{V} \pm 10 \, \text{\%}, \, \text{f} = 1 \, \text{MHz}, \, \text{Bias: Clock, I/O} = \text{V}_{\text{CC}}, \, \text{address} = \text{V}_{\text{SS}})$ 

Parameter	Symbol	Тур	Max	Unit	Note
Input capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input capacitance (Clocks)	C <sub>I2</sub>	_	5	pF	1
Output capacitance (I/O, SI/O, QSF)	C <sub>I/O</sub>	_	7	pF	1

Notes: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V) \*1, \*16

#### **Test Conditions**

Input rise and fall times: 5nsInput pulse levels: V<sub>SS</sub> to 3.0 V

Input timing reference levels: 0.8 V, 2.4 V
Output timing reference levels: 0.8 V, 2.0 V

- Output load: RAM 1TTL+CL(50PF) SAM, QSF 1TTL+CL(30PF) (Including scope and jig)

#### **Common Parameter**

#### HM5316123B

			-7		-8		-10			
Parameter	Symbol	K	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	1	130	-7	150	_	180	_	ns	
RAS precharge time	t <sub>RP</sub>		50		60	_	70	_	ns	
RAS pulse width	t <sub>RAS</sub>		70	10000	80	10000	100	10000	ns	
CAS pulse width	t <sub>CAS</sub>		20	-	20	_	25	_	ns	
Row address setup time	t <sub>ASR</sub>		0		0	7	0	_	ns	
Row address hold time	t <sub>RAH</sub>		10		10	7	10	_	ns	
Column address setup time	t <sub>ASC</sub>		0	_	0		0	_	ns	
Column address hold time	t <sub>CAH</sub>		12	_	15	_	15		ns	
RAS to CAS delay time	t <sub>RCD</sub>		20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	t <sub>RSH</sub>		20	_	20		25		ns	
CAS hold time referenced to RAS	t <sub>CSH</sub>		70		80	- (	100	-	ns	
CAS to RAS precharge time	t <sub>CRP</sub>		10		10		10	-	ns	

## **Common Parameter (cont)**

HN	1531	161	23	В
----	------	-----	----	---

		-7	· -8		-10				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Transition time (rise to fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	3
Refresh period	t <sub>REF</sub>	_	8	_	8	_	8	ms	
DT to RAS setup time	t <sub>DTS</sub>	0	_	0	_	0	_	ns	
DT to RAS hold time	<sup>t</sup> DTH	10	_	10	_	10	_	ns	
DSF1 to RAS setup time	t <sub>FSR</sub>	0	_	0	_	0	_	ns	
DSF1 to RAS hold time	t <sub>RFH</sub>	10	_	10	_	10	_	ns	
DSF1 to CAS setup time	t <sub>FSC</sub>	0	-	0	_	0	_	ns	
DSF1 to CAS hold time	<sup>t</sup> CFH	12		15	_	15	_	ns	
Data-in to CAS delay time	t <sub>DZC</sub>	0	4	0	_	0	_	ns	4
Data-in to OE delay time	t <sub>DZO</sub>	0		0	_	0	_	ns	4
Output buffer turn-off delay referenced to CAS	<sup>t</sup> OFF1	_	15		20	_	20	ns	5
Output buffer turn-off delay referenced to OE	t <sub>OFF2</sub>	_	15	3	20	_	20	ns	5

## Read Cycle (RAM), Page Mode Read Cycle

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t <sub>RAC</sub>	_	70		80	_	100	ns	6, 7
Access time from CAS	<sup>t</sup> CAC	_	20	_	20	_	25	ns	7, 8
Access time from OE	t <sub>OAC</sub>	_	20	_	20	_	25	ns	7
Address access time	t <sub>AA</sub>	_	35	_	40	_	45	ns	7, 9
Read command setup time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read command hold time	t <sub>RCH</sub>	0	7	0	_	0	_	ns	10
Read command hold time referenced to RAS	t <sub>RRH</sub>	0	7	5	_	10	_	ns	10
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t <sub>RAL</sub>	35	A	40	_	45	_	ns	
Column address to CAS lead time	t <sub>CAL</sub>	35	-	40	_	45	_	ns	
Page mode cycle time	t <sub>PC</sub>	45	-	50	-	55	_	ns	
CAS precharge time	t <sub>CP</sub>	7	F.	10	7	10	_	ns	
Access time from CAS precharge	t <sub>ACP</sub>	_	40		45	_	50	ns	
Page mode RAS pulse width	t <sub>RASP</sub>	70	100000	80 1	00000	100	100000	) ns	
				$\overline{}$					

## Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

	-7		-8		-10			
Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
twcs	0	_	0	_	0	_	ns	11
twch	12	_	15	_	15	_	ns	
t <sub>WP</sub>	12	_	15	_	15		ns	
t <sub>RWL</sub>	20	_	20	_	20	_	ns	
t <sub>CWL</sub>	20	_	20	_	20	_	ns	
t <sub>DS</sub>	0	7	0	_	0	_	ns	12
t <sub>DH</sub>	12		15	_	15	_	ns	12
t <sub>WS</sub>	0		0	_	0	_	ns	
t <sub>WH</sub>	10	4	10	_	10	_	ns	
t <sub>MS</sub>	0	-	0	_	0	_	ns	
t <sub>MH</sub>	10	7	10	_	10	_	ns	
t <sub>OEH</sub>	15	-	20		20	_	ns	
t <sub>PC</sub>	45	7	50	_	55	_	ns	
t <sub>CP</sub>	7	_	10		10		ns	
t <sub>CDD</sub>	15	_	20		20		ns	13
t <sub>RASP</sub>	70 ′	100000	80 1	00000	100	100000	ns	
	twcs twch twp trwe trwe towl towl tbs the tws the tws twh tre	twcs 0 twch 12 twp 12 trwp 12 trwp 20 tcwl 20 tbh 12 tws 0 twh 10 try 0 try 10	twcs 0 —  twch 12 —  twp 12 —  t <sub>RWL</sub> 20 —  t <sub>CWL</sub> 20 —  t <sub>DS</sub> 0 —  t <sub>DH</sub> 12 —  tws 0 —  t <sub>WH</sub> 10 —  t <sub>MS</sub> 0 —  t <sub>MH</sub> 10 —  t <sub>OEH</sub> 15 —  t <sub>CP</sub> 7 —  t <sub>CDD</sub> 15 —	twcs 0 — 0  twch 12 — 15  twp 12 — 15  trwp 20 — 20  tcwl 20 — 20  tbo 0 — 0  toh 12 — 15  tws 0 — 0  twh 10 — 10  tms 0 — 0  tmh 10 — 10  toeh 15 — 20  tcp 7 — 10  tcd 15 — 20	twcs 0 — 0 —  twch 12 — 15 —  twp 12 — 15 —  t <sub>RWL</sub> 20 — 20 —  t <sub>CWL</sub> 20 — 20 —  t <sub>DS</sub> 0 — 0 —  t <sub>DH</sub> 12 — 15 —  tws 0 — 0 —  t <sub>WH</sub> 10 — 10 —  t <sub>MS</sub> 0 — 0 —  t <sub>MH</sub> 10 — 10 —  t <sub>CEH</sub> 15 — 20 —  t <sub>CDD</sub> 15 — 20 —	twcs 0 - 0 - 0  twch 12 - 15 - 15  twp 12 - 15 - 15  t <sub>RWL</sub> 20 - 20 - 20  t <sub>CWL</sub> 20 - 20 - 20  t <sub>DS</sub> 0 - 0 - 0  t <sub>DH</sub> 12 - 15 - 15  tws 0 - 0 - 0  t <sub>WH</sub> 10 - 10 - 10  t <sub>MS</sub> 0 - 0 - 0  t <sub>MH</sub> 10 - 10 - 10  t <sub>OEH</sub> 15 - 20 - 20  t <sub>CDD</sub> 15 - 20 - 20	twcs 0 - 0 - 0 - 15 - 15 - 15 - 15 - 15 - 15	twcs       0       -       0       -       0       -       ns         twch       12       -       15       -       ns         twp       12       -       15       -       ns         tewn       20       -       20       -       20       -       ns         tewn       20       -       20       -       20       -       ns         tend       12       -       15       -       ns         tws       0       -       0       -       0       -       ns         tws       0       -       0       -       0       -       ns         twh       10       -       10       -       10       -       ns         tmh       10       -       10       -       10       -       ns         tpc       45       -       50       -       55       -       ns         tcp       7       -       10       -       10       -       ns         tcp       7       -       10       -       10       -       ns         tcp       7       <

## Read-Modify-Write Cycle

Н	М	53	16	12:	3B
---	---	----	----	-----	----

		<del></del>		-8		-10			
Parameter	Symbol	—— Min	Max	—— Min	Max	—— Min	Max	Unit	Notes
Read-modify-write cycle time	<sup>t</sup> RWC	180	_	200	_	230	_	ns	
RAS pulse width (read-modify-write cycle)	t <sub>RWS</sub>	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	t <sub>CWD</sub>	40	_	45	_	50	_	ns	14
Column address to WE delay time	t <sub>AWD</sub>	60	_	65	_	70	_	ns	14
OE to data-in delay time	t <sub>ODD</sub>	15	_	20	_	20	_	ns	12
Access time from RAS	t <sub>RAC</sub>	-	70	_	80	_	100	ns	6, 7
Access time from CAS	t <sub>CAC</sub>	-	20	_	20	_	25	ns	7, 8
Access time from OE	t <sub>OAC</sub>	J	20	_	20	_	25	ns	7
Address access time	t <sub>AA</sub>	-	35	_	40	_	45	ns	7, 9
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	15	55	ns	
Read command setup time	t <sub>RCS</sub>	0		0	_	0	_	ns	
Write command to RAS lead time	t <sub>RWL</sub>	20		20	-	20	_	ns	
Write command to CAS lead time	t <sub>CWL</sub>	20	7	20	_	20	_	ns	
Write command pulse width	t <sub>WP</sub>	12		15		15		ns	
Data-in setup time	t <sub>DS</sub>	0	_	0		0	_	ns	12
Data-in hold time	t <sub>DH</sub>	12	_	15	-	15		ns	12
OE hold time referenced to WE	t <sub>OEH</sub>	15	_	20	- (	20	-	ns	

## Refresh Cycle

		HM5	31612	3B				
		-7		-8		-10		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit Notes
CAS setup time (CAS-before-RAS refresh)	t <sub>CSR</sub>	10	_	10	_	10	_	ns
CAS hold time (CAS-before-RAS refresh)	t <sub>CHR</sub>	10	_	10	_	10	_	ns
RAS precharge to CAS hold time	t <sub>RPC</sub>	10	_	10	_	10	_	ns

## Flash Write Cycle, Block Write Cycle, and Register Read Cycle

### HM5316123B

		-7	8		-10			
Parameter	Symbol	Min Max	Min M	Max	Min	Max	Unit	Notes
CAS to data-in delay time	t <sub>CDD</sub>	15 —	20 -	_	20		ns	13
OE to data-in delay time	t <sub>ODD</sub>	15 —	20 -		20	_	ns	13

### **CBR Refresh with Register Reset**

		-7	-8 -10	
Parameter	Symbol	Min Max	Min Max Min Max	Unit Notes
Split transfer setup time	t <sub>STS</sub>	20 —	20 — 25 —	ns
Split transfer hold time referenced to RAS	t <sub>RST</sub>	70 —	80 — 100 —	ns

## **Read Transfer Cycle**

		<del></del>		-8		-10			
Parameter	Symbol	—— Min	Max	—— Min	Max	—— Min	Max	Unit	Notes
DT hold time referenced to RAS	t <sub>RDH</sub>	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	t <sub>CDH</sub>	20	_	20	_	25	_	ns	
DT hold time referenced to column address	t <sub>ADH</sub>	25	_	30	_	30	_	ns	
DT precharge time	t <sub>DTP</sub>	20	_	20	_	30	_	ns	
DT to RAS delay time	t <sub>DRD</sub>	60	_	70	_	80	_	ns	
SC to RAS setup time	t <sub>SRS</sub>	15	_	20	_	30	_	ns	
1st SC to RAS hold time	tSRH	70		80	_	100	_	ns	
1st SC to CAS hold time	tsch	25		25	_	25	_	ns	
1st SC to column address hold time	t <sub>SAH</sub>	40		45	_	50	_	ns	
Last SC to DT delay time	t <sub>SDD</sub>	5		5	_	5	_	ns	
1st SC to DT hold time	t <sub>SDH</sub>	10		13	_	15	_	ns	
DT to QSF delay time	t <sub>DQD</sub>	_	30		35	_	35	ns	15
QSF hold time referenced to DT	t <sub>DQH</sub>	5	-	5	7	5	_	ns	
Serial data-in to 1st SC delay time	t <sub>SZS</sub>	0	F	0	7	0	_	ns	
Serial clock cycle time	tscc	25	_	28		30	_	ns	
SC pulse width	t <sub>SC</sub>	5	_	10	_	10		ns	
SC precharge time	t <sub>SCP</sub>	10		10		10		ns	
SC access time	t <sub>SCA</sub>	_	20	_	23	_	25	ns	15
Serial data-out hold time	t <sub>SOH</sub>	5	_	5	- 7	5	_	ns	
Serial data-in setup time	t <sub>SIS</sub>	0		0	_	0		ns	
Serial data-in hold time	t <sub>SIH</sub>	15	_	15		15	-/	ns	
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	15	55	ns	
Column address to RAS lead time	t <sub>RAL</sub>	35	_	40	_	45	-/	ns	
RAS to QSF delay time	t <sub>RQD</sub>		70	_	75	_	85	ns	15
CAS to QSF delay time	t <sub>CQD</sub>	_	35	_	35	_	35	ns	15

## Read Transfer Cycle (cont)

HM5316123E	Н	M	153	16	12	23E
------------	---	---	-----	----	----	-----

		-7		-8		-10		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit Notes
QSF hold time referenced to RAS	t <sub>RQH</sub>	20	_	20	_	25	_	ns
QSF hold time referenced to $\overline{\text{CAS}}$	<sup>t</sup> CQH	5	_	5	_	5	_	ns

## **Masked Write Transfer Cycle**

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
SC setup time referenced to RAS	t <sub>SRS</sub>	15		20	_	30	_	ns	
RAS to SC delay time	t <sub>SRD</sub>	20	-	25	_	25	_	ns	
Serial output buffer turn-off time referenced to RAS	t <sub>SRZ</sub>	10	30	10	35	10	50	ns	
RAS to serial data-in delay time	t <sub>SID</sub>	30	-	35	7	50	_	ns	
RAS to QSF delay time	t <sub>RQD</sub>	_	70		75	_	85	ns	15
CAS to QSF delay time	t <sub>CQD</sub>	_	35	=	35	7	35	ns	15
QSF hold time referenced to RAS	t <sub>RQH</sub>	20	_	20	_	25		ns	
QSF hold time referenced to CAS	t <sub>CQH</sub>	5	_	5	_	5	_	ns	
Serial clock cycle time	t <sub>SCC</sub>	25	_	28		30		ns	
SC pulse width	t <sub>SC</sub>	5	_	10	- (	10	-	ns	
SC precharge time	t <sub>SCP</sub>	10	_	10	_	10		ns	
SC access time	t <sub>SCA</sub>	_	20	_	23	_	25	ns	15
Serial data-out hold time	t <sub>SOH</sub>	5	_	5	_	5	4	ns	
Serial data-in setup time	t <sub>SIS</sub>	0	_	0	_	0	_	ns	
Serial data-in hold time	t <sub>SIH</sub>	15	_	15	_	15	_	ns	

## Split Read Transfer Cycle, Masked Split Write Transfer Cycle


	-7		-8		-10			
Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
t <sub>STS</sub>	20	_	20	_	25	_	ns	
t <sub>RST</sub>	70		80	_	100	_	ns	
tcst	20	_	20	_	25	_	ns	
t <sub>AST</sub>	35	_	40	_	45	_	ns	
t <sub>SQD</sub>		30	_	30	_	30	ns	15
t <sub>SQH</sub>	5		5	_	5	_	ns	
t <sub>SCC</sub>	25	-7	28	_	30	_	ns	
t <sub>SC</sub>	5	-	10	_	10	_	ns	
t <sub>SCP</sub>	10	-	10	_	10	_	ns	
t <sub>SCA</sub>	_	20		23	_	25	ns	15
t <sub>SOH</sub>	5		5	7	5	_	ns	
t <sub>SIS</sub>	0	-	0	7	0	_	ns	
tSIH	15	-	15	-	15	_	ns	
t <sub>RAD</sub>	15	35	15	40	15	55	ns	
t <sub>RAL</sub>	35	_	40		45		ns	
	tsts trest tcst tcst tsqd tsqd tsqd tscc tsc tsc tscA tsoH tsis tsiH	Symbol         Min           tSTS         20           tRST         70           tCST         20           tAST         35           tSQD         —           tSQH         5           tSCC         25           tSC         5           tSCA         —           tSOH         5           tSIS         0           tSIH         15           tRAD         15	Symbol         Min         Max           tSTS         20         —           tRST         70         —           tCST         20         —           tAST         35         —           tSQD         —         30           tSQH         5         —           tSCC         25         —           tSCP         10         —           tSCA         —         20           tSOH         5         —           tSIS         0         —           tSIH         15         —           tRAD         15         35	Symbol         Min         Max         Min           t <sub>STS</sub> 20         —         20           t <sub>RST</sub> 70         —         80           t <sub>CST</sub> 20         —         20           t <sub>AST</sub> 35         —         40           t <sub>SQD</sub> —         30         —           t <sub>SQH</sub> 5         —         5           t <sub>SCC</sub> 25         —         28           t <sub>SC</sub> 5         —         10           t <sub>SCP</sub> 10         —         10           t <sub>SCA</sub> —         20         —           t <sub>SOH</sub> 5         —         5           t <sub>SIS</sub> 0         —         0           t <sub>SIH</sub> 15         —         15           t <sub>RAD</sub> 15         35         15	Symbol         Min         Max         Min         Max           t <sub>STS</sub> 20         —         20         —           t <sub>RST</sub> 70         —         80         —           t <sub>CST</sub> 20         —         20         —           t <sub>AST</sub> 35         —         40         —           t <sub>SQD</sub> —         30         —         30           t <sub>SQH</sub> 5         —         5         —           t <sub>SCC</sub> 25         —         28         —           t <sub>SCC</sub> 5         —         10         —           t <sub>SCP</sub> 10         —         10         —           t <sub>SCH</sub> 5         —         23         —           t <sub>SOH</sub> 5         —         5         —           t <sub>SIS</sub> 0         —         0         —           t <sub>SIH</sub> 15         —         15         —           t <sub>RAD</sub> 15         35         15         40	Symbol         Min         Max         Min         Max         Min           t <sub>STS</sub> 20         —         20         —         25           t <sub>RST</sub> 70         —         80         —         100           t <sub>CST</sub> 20         —         25         —         25           t <sub>AST</sub> 35         —         40         —         45           t <sub>SQD</sub> —         30         —         30         —           t <sub>SQH</sub> 5         —         5         —         5           t <sub>SCC</sub> 25         —         28         —         30           t <sub>SCC</sub> 5         —         10         —         10           t <sub>SCP</sub> 10         —         10         —         10           t <sub>SCH</sub> 5         —         5         —         5           t <sub>SCH</sub> 5         —	Symbol         Min         Max         Min         Max         Min         Max           tSTS         20         —         20         —         25         —           tRST         70         —         80         —         100         —           tCST         20         —         25         —           tAST         35         —         40         —         45         —           tSQD         —         30         —         30         —         30           tSQH         5         —         5         —         5         —           tSCC         25         —         28         —         30         —           tSCC         5         —         10         —         10         —           tSCP         10         —         10         —         10         —           tSCH         5         —         5         —         5         —           tSCH         5         —         5         —         5         —           tSCH         5         —         5         —         5         —           tSCH	Symbol         Min         Max         Min         Max         Min         Max         Min         Max         Unit           t <sub>STS</sub> 20         —         20         —         25         —         ns           t <sub>CST</sub> 70         —         80         —         100         —         ns           t <sub>CST</sub> 20         —         25         —         ns           t <sub>AST</sub> 35         —         40         —         45         —         ns           t <sub>SQD</sub> —         30         —         30         —         30         ns           t <sub>SQH</sub> 5         —         5         —         5         —         ns           t <sub>SCC</sub> 25         —         28         —         30         —         ns           t <sub>SC</sub> 5         —         10         —         10         —         ns           t <sub>SCP</sub> 10         —         10         —         ns         1           t <sub>SOH</sub> 5         —         5         —         5         —         ns           t <sub>SC</sub> 0         —

## Serial Read Cycle, Serial Write Cycle

		<u>-</u> 7		-8		-10					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes		
Serial clock cycle time	tscc	25	_	28	_	30	_	ns			
SC pulse width	t <sub>SC</sub>	5	_	10	_	10	_	ns			
SC precharge width	t <sub>SCP</sub>	10	_	10	_	10	_	ns			
Access time from SC	t <sub>SCA</sub>	_	20	_	23	_	25	ns	15		
Access time from SE	t <sub>SEA</sub>		17	_	20	_	25	ns	15		
Serial data-out hold time	tson	5		5	_	5	_	ns			
Serial output buffer turn-off time referenced to $\overline{SE}$	tSHZ	-	15	_	20	_	20	ns	5,17		
SE to serial output in low-Z	t <sub>SLZ</sub>	0	-	0	_	0	_	ns	5,17		
Serial data-in setup time	t <sub>SIS</sub>	0		0	_	0	_	ns			
Serial data-in hold time	t <sub>SIH</sub>	15	-	15	_	15	_	ns			
Serial write enable setup time	t <sub>SWS</sub>	0	-	0	7	0	_	ns			
Serial wrtie enable hold time	tswH	15	1	15	7	15	_	ns			
Serial write disable setup time	tswis	0	_	0		0	_	ns			
Serial write disable hold time	tswih	15	_	15	_	15	9	ns			
				_							


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- 2. When t<sub>RCD</sub> > t<sub>RCD</sub> (max) and t<sub>RAD</sub> > t<sub>RAD</sub> (max), access time is specified by t<sub>CAC</sub> or t<sub>AA</sub>.
- 3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition time  $t_T$  is measured between  $V_{IH}$  and  $V_{IL}$ .
- 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t<sub>DZC</sub> (min) or t<sub>DZO</sub> (min) must be satisfied.
- 5.  $t_{OFF1}$  (max),  $t_{OFF2}$  (max),  $t_{SHZ}$  (max) and  $t_{SLZ}$  (min) are defined as the time at which the output acheives the open circuit condition ( $V_{OH} 100$  mV,  $V_{OL} + 100$  mV). This parameter is sampled and not 100% tested.
- 6. Assume that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
- 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 9. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 10. If either  $t_{RCH}$  or  $t_{RRH}$  is satisfied, operation is guaranteed.
- 11. When  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of CAS or WEU and WEL.
- 13. Either t<sub>CDD</sub> (min) or t<sub>ODD</sub> (min) must be satisfied because output buffer must be turned off by CAS or  $\overline{\text{OE}}$  prior to applying data to the device when output buffer is on.
- 14. When t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t<sub>ODD</sub> (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
- 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that least 8 initialization cycle is the CBRR for internal register reset. This CBRR need not t<sub>STS</sub> and t<sub>RST</sub>.
- 17. When  $t_{SHZ}$  and  $t_{SLZ}$  are measured in the same  $V_{CC}$  and Ta condition and tr and tf of  $\overline{SE}$  are less than 5 ns,  $t_{SHZ} \le t_{SLZ}$  +5 ns. This parameter is sampled and not 100% tested.
- 18. When both WEU and WEL go low at the same time, all 16-bits data are written into the device, WEU and WEL cannot be staggered within the same write cycles.
- 19. After power-up, QSF output may be High-Z, so 1 sc cycle is needed to be Low-Z it.
- DSF2 pin is open pin, but Hitachi recommends it is fixed low in all operation for the addition mode in future.



# Timing Waveforms\*21


## **Read Cycle**



Note: 21. V<sub>IH</sub> or V<sub>IL</sub>

Invalid Dout

### Fast page Mode Read Cycle



## Write Cycle

The write cycle state table as shown below is applied to early write, delayed write, page mode write, and read-modify write.

### Write Cycle State Table

		RAS	CAS	RAS	RAS	CAS
		DSF1	DSF1	WEU, WEL	I/O	1/0
MNEU	Cycle	W1	W2	W3	W4	W5
RWM	Write mask (new/old) Write DQs to I/Os	0	0	0	Write mask*1	Valid data
BWM	Write mask (new/old) Block write	0	1	0	Write mask*2	Column mask*2
RW	Normal write (no mask)	0	0	1	H or L*1	Valid data
BW	Block write (no mask)	0	1	1	H or L*2	Column mask*2
LMR*4	Load write mask resister	1	0	1	H or L	Write mask data*3
LCR*4	Load color resister	1	1	1	H or L	Color data

#### Notes: 1.

WEU, WEL	Mode	I/O data/RAS
Either Low	New mask mode	Mask
	Persistent mask mode	H or L (mask register used)
Both High	No mask	H or L

I/O Mask Data (In new mask mode)


Low: Mask High: Non Mask

In persistent mask mode, I/O don't care


- 2. Reference Figure 2 Use of Block Write.
- 3. I/O Write Mask Data

Low: Mask High: Non Mask


4. Column Address: H or L




## **Early Write Cycle**




### **Delayed Write Cycle**




### Fast page Mode Write Cycle (Early Write)




#### Fast page Mode Write Cycle (Delayed Write)




#### **Read Modify Write Cycle**




#### **RAS-Only Refresh Cycle**




### $\overline{CAS}$ -Before- $\overline{RAS}$ refresh Cycle




### **Hidden Refresh Cycle**



#### **CAS**-Before-**RAS** Set Cycle (CBRS)




#### **CAS-Before-RAS** Reset Cycle (CBRR)




Preliminary Data Sheet E0160H10 **ELPID** 


# Flash Write Cycle




#### Register Read Cycle (Mask data, Color data)




#### Read Transfer Cycle-1




#### **Read Transfer Cycle-2**




#### **Masked Write Transfer Cycle**




#### **Split Read Transfer Cycle**




#### **Masked Split Write Transfer Cycle**



### Serial Read Cycle




#### **Sereal Write Cycle**



# **Package Dimensions**

### HM5316123BF Series (FP-64DS)



#### **Cautions**

- 1. Elpida Memory, Inc. neither warrants nor grants licenses of any rights of Elpida Memory, Inc.'s or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Elpida Memory, Inc. bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, contact Elpida Memory, Inc. before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Elpida Memory, Inc. particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. product does not cause bodily injury, fire or other consequential damage due to operation of the Elpida Memory, Inc. product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Elpida Memory, Inc..
- 7. Contact Elpida Memory, Inc. for any questions regarding this document or Elpida Memory, Inc. semiconductor products.

© Elpida Memory, Inc. 2001

