RENESAS

Preliminary Datasheet

Specifications in this document are tentative and subject to change.

R8C/33G Group, R8C/33H Group RENESAS MCU

REJ03B0306-0010 Rev.0.10 Jul. 21, 2010

1. Overview

1.1 Features

The R8C/33G Group, R8C/33H Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/33G Group has data flash (1 KB \times 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Automobiles and others



1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33G Group. Tables 1.3 and 1.4 outline the Specifications for R8C/33H Group.

Item	- Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		• Multiply-accumulate instruction: 16 bits \times 16 bits $+$ 32 bits \rightarrow 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.5 Product List for R8C/33G Group.
	flash	
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 27, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit,
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		Number of interrupt vectors: 69
		 External Interrupt: 7 (INT × 3, Key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	• 14 bits × 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
		Activation sources: 28
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
	T DD	measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
	Timer RC	shot generation mode 16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD ⁽¹⁾	16 bits × 2 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3

Table 1.1	Specifications for R8C/33G Group (1)	

Note:

1. Timer RD in these products does not support full-spec emulators. Use the on-chip debugging emulator for debugging.

Item Function Specification UART0 Clock synchronous serial I/O/UART × 1 channel Serial Interface UART2 Clock synchronous serial I/O/UART, I²C mode (I²C-bus), IE mode (IEBus), multiprocessor communication function Synchronous Serial 1 Communication Unit (SSU) LIN Module Hardware LIN: 1 (timer RA, UART0) A/D Converter 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode D/A Converter 8-bit resolution x 2 circuits Comparator B 2 circuits Flash Memory Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function **Operating Frequency/Supply** f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) Voltage Current consumption Typ. TBD (VCC = 5.0 V, f(XIN) = 20 MHz) -40 to 85°C (J version) -80 to 125°C (K version) ⁽¹⁾ **Operating Ambient Temperature** 32-pin LQFP Package Package code: PLQP0032GB-A (previous code: 32P6U-A)

Table 1.2 Specifications for R8C/33G Group (2)

Note:

1. Specify the K version if K version functions are to be used.



Item Function Specification CPU R8C CPU core Central processing Number of fundamental instructions: 89 unit • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) • Multiplier: 16 bits \times 16 bits \rightarrow 32 bits • Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits \rightarrow 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte) Memory ROM, RAM Refer to Table 1.6 Product List for R8C/33H Group. Power Supply Voltage detection Power-on reset Voltage circuit Voltage detection 3 (detection level of voltage detection 1 selectable) Detection I/O Ports Programmable I/O • Input-only: 1 pin CMOS I/O ports: 27, selectable pull-up resistor ports Clock Clock generation 3 circuits: XIN clock oscillation circuit, High-speed on-chip oscillator (with frequency adjustment function), circuits Low-speed on-chip oscillator · Oscillation stop detection: XIN clock oscillation stop detection function • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Interrupts Number of interrupt vectors: 69 External Interrupt: 7 (INT × 3, Key input × 4) · Priority levels: 7 levels Watchdog Timer 14 bits × 1 (with prescaler) • Reset start selectable • Low-speed on-chip oscillator for watchdog timer selectable DTC (Data Transfer Controller) 1 channel Activation sources: 28 Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA 8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode 16 bits x 1 (with 4 capture/compare registers) Timer RC Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) 16 bits x 2 (with 4 capture/compare registers) Timer RD⁽¹⁾ Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)

Table 1.3Specifications for R8C/33H Group (1)

Note:

1. Timer RD in these products does not support full-spec emulators. Use the on-chip debugging emulator for debugging.

Item Function Specification UART0 Clock synchronous serial I/O/UART × 1 channel Serial Interface UART2 Clock synchronous serial I/O/UART, I²C mode (I²C-bus), IE mode (IEBus), multiprocessor communication function Synchronous Serial 1 Communication Unit (SSU) LIN Module Hardware LIN: 1 (timer RA, UART0) A/D Converter 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode D/A Converter 8-bit resolution x 2 circuits Comparator B 2 circuits Flash Memory Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 100 times (program ROM) Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function **Operating Frequency/Supply** f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) Voltage Typ. TBD (VCC = 5.0 V, f(XIN) = 20 MHz) Current consumption **Operating Ambient Temperature** -40 to 85°C (J version) -80 to 125°C (K version) (1) 32-pin LQFP Package Package code: PLQP0032GB-A (previous code: 32P6U-A)

Table 1.4Specifications for R8C/33H Group (2)

Note:

1. Specify the K version if K version functions are to be used.



1.2 **Product List**


Table 1.5 lists Product List for R8C/33G Group and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33G Group. Table 1.6 lists Product List for R8C/33H Group and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/33H Group.

Table 1.5	Product List for R8C/33G Group
-----------	--------------------------------

Current of Jul 2010

Part No.	ROM Capacity		RAM	Package Type	Remarks
Fait NO.	Program ROM	Data flash	Capacity	Fackage Type	Remains
R5F21334GJFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	J version
R5F21336GJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	
R5F21334GKFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	K version
R5F21336GKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	

(D): Under development



Part Number, Memory Size, and Package of R8C/33G Group Figure 1.1




Current of Jul 2010

Part No.	ROM Capacity		RAM	Package Type	Remarks	
Fait NO.	Program ROM	Data flash	Capacity	Fackage Type	itemaiks	
R5F21334HJFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	J version	
R5F21336HJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A		
R5F21334HKFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	K version	
R5F21336HKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A		

Table 1.6 Product List for R8C/33H Group

(D): Under development






Under development Preliminary document Specifications in this document are tentative and subject to change.

R8C/33G Group, R8C/33H Group

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.








Under development Preliminary document Specifications in this document are tentative and subject to change.


R8C/33G Group, R8C/33H Group

1. Overview

1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outline the Pin Name Information by Pin Number.







I/O Pin Functions for Peripheral Modules Pin A/D Converter, Control Pin Port Serial Number SSU Interrupt Timer D/A Converter, Interface Comparator B P3_5 (TRCIOD/ (CLK2) SSCK 1 TRDIOA0/ TRDCLK) (RXD2/SCL2/ 2 P3_7 (TRAO/TRDIOC0) SSO TXD2/SDA2) 3 RESET XOUT 4 P4_7 5 VSS/AVSS 6 XIN P4_6 VCC/AVCC 7 8 MODE 9 P4_5 (RXD2/SCL2) INT0 ADTRG 10 P1_7 (TRAIO) IVCMP1 INT1 11 (RXD2/SCL2/ P3_6 (INT1) TXD2/SDA2) P3_1 (TRBO) 12 13 P5_4 (TRCIOD) P5_3 (TRCIOC) 14 15 P1_6 CLK0 (SSI) IVREF1 RXD0 16 P1_5 (TRAIO) $(\overline{INT1})$ 17 P1_4 TXD0 18 P1 3 TRBO(/TRDIOD1) AN11 KI3 AN10 19 P1_2 (TRCIOB/ KI2 TRDIOC1) 20 P4_2 VREF 21 P1_1 (TRCIOA/ AN9 KI1 TRCTRG/ TRDIOB1) 22 P1_0 KI0 (TRDIOA1) AN8 23 P3_3 (TRCCLK/ (SSI) **IVCMP3** INT3 CTS2/RTS2 TRDIOD0) (TRCIOC/ IVREF3 P3_4 24 SCS TRDIOB0) 25 P0_7 AN0/DA1 AN1/DA0 26 P0_6 27 P0_5 (CLK2) AN2 28 P0_4 AN3 29 P0_3 AN4 30 P0_2 AN5 31 P0_1 AN6 AN7 32 P0_0 (TXD2/SDA2)

Table 1.7	Pin Name Information by Pin	Number
	i in Hame internation by i in	1 anno a

Note:

1. Can be assigned to the pin in parentheses by a program.

1. Overview



1.5 Pin Functions

Tables 1.8 and 1.9 list Pin Functions.

Table 1.8Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
INT interrupt input	INT0 to INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, RC and RD input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input O: Output I/O: Input and output Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



Table 1.9Pin Functions (2)


Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5 to P4_7, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only port

I: Input O: Output I/O: Input and output



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/33G Group


Figure 3.1 is a Memory Map of R8C/33G Group. The R8C/33G Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.





Memory Map of R8C/33G Group




3.2 R8C/33H Group

Figure 3.2 is a Memory Map of R8C/33H Group. The R8C/33H Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.





Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1	SFR Informa	ation (1) ^{(*}	1)
1 avie 4.1			•

Address	Register	Symbol	After Reset
0000h	-		
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXb ⁽²⁾
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			1000000b ⁽³⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h			
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b ⁽⁵⁾
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
			1100X011b (5)

X: Undefined Notes: 1. The

The blank areas are reserved and cannot be accessed by users. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer 2. reset does not affect this bit.

The CSPROINI bit in the OFS register is set to 0. 3.

The LVDAS bit in the OFS register is set to 1. 4.

5. The LVDAS bit in the OFS register is set to 0.



SFR Information (2)⁽¹⁾ Table 4.2

	Si k information (z) ()		
Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h		75.010	
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRDOIC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah		0.0710	
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register	SSUIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



SFR Information (3)⁽¹⁾ Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh		BIOLIU	0011
	DTC Activation Enable Desister 6	DICENC	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0095h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Receive Buffer Register	UORB	XXh
00A0h		CONB	XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AEn 00AFh		UZRD	XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 3	U2SMR3	X000000b
	UANTZ OPECIAL MOULE REGISTER Z	UZOWIKZ	0000000
00BFh	UART2 Special Mode Register	U2SMR	X000000b

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.4SFR Information (4) (1)

Address	Register	Symbol	After Reset
	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	ů –		000000XXb
	A/D Register 4	AD4	XXh
00C9h	ů –		000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh	ŭ		000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh	ů –		000000XXb
	A/D Register 7	AD7	XXh
00CFh	ů –		000000XXb
00D0h			
00D1h			
00D2h			
00D3h		ł	1
	A/D Mode Register	ADMOD	00h
	A/D Input Select Register	ADINSEL	1100000b
	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D7h	D/A0 Register	DAO	00h
	D/A1 Register	DA1	00h
00DAh	Dirti ttegister	DAT	0011
00DAn 00DBh			
	D/A Control Register	DACON	00h
00DDh	DIA Contion Register	DACON	0011
00DDh 00DEh			
00DEn 00DFh			
	Port PO Bagistor	DO	VVL
	Port P0 Register	P0	XXh
	Port P1 Register	P1 PD0	XXh 00h
	Port P0 Direction Register Port P1 Direction Register	PD0 PD1	
00E3h	Port PT Direction Register	PDI	00h
	Dest D2 Desister	D2	VVL
	Port P3 Register	P3	XXh
00E6h			
	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
	Port P5 Direction Register	PD5	00h
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh		ł	1
00FEh			

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.5SFR Information (5) (1)

A			
Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0121h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0122h	Timer RC Status Register	TRCSR	01110000b
0123h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
012411 0125h	Timer RC I/O Control Register 1	TRCIOR0	10001000b
0125h	Timer RC Counter	TRC	00h
0126h 0127h		TRC	00h
		TROOPA	FFh
0128h	Timer RC General Register A	TRCGRA	
0129h		TROOPR	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh		T D00D0	FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
	Timer RC Output Master Enable Register	TRCOER	0111111b
0132h			0.0 h
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0133h 0134h		TRCADCR	
0133h 0134h 0135h	Timer RC Trigger Control Register		
0133h 0134h 0135h 0136h	Timer RC Trigger Control Register	TRDADCR	00h
0133h 0134h 0135h 0136h 0137h	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register	TRDADCR TRDSTR	00h 11111100b
0133h 0134h 0135h 0136h 0137h 0138h	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register	TRDADCR TRDSTR TRDMR	00h
0133h 0134h 0135h 0136h 0137h 0138h 0139h	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register	TRDADCR TRDSTR TRDMR TRDPMR	00h 11111100b 00001110b 10001000b
0133h 0134h 0135h 0136h 0137h 0138h	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register	TRDADCR TRDSTR TRDMR TRDPMR TRDFCR	00h 11111100b 00001110b
0133h 0134h 0135h 0136h 0137h 0138h 0139h	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register	TRDADCR TRDSTR TRDMR TRDPMR	00h 11111100b 00001110b 10001000b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register	TRDADCR TRDSTR TRDMR TRDPMR TRDFCR	00h 11111100b 00001110b 10001000b 10000000b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 0139h 013Ah 013Bh 013Ch	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDADCR TRDSTR TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2	00h 11111100b 00001110b 10001000b 10000000b FFh 01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh	Timer RC Trigger Control Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1	TRDADCR TRDSTR TRDMR TRDPMR TRDFCR TRDOER1	00h 11111100b 00001110b 10001000b 10000000b FFh

Note:

1. The blank areas are reserved and cannot be accessed by users.



SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh	•		FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1 OCICI	00h
0157h			00h
0157h	Timer RD General Register A1	TRDGRA1	FFh
0158h 0159h		INDONAL	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015An		INDGRDI	
	Timer RD General Register C1	TDDCDC1	FFh
015Ch	Timer RD General Register CT	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			1
016Dh			Ì
016Eh			
016Fh		1	1
0170h			1
0171h		1	1
0172h			
0173h			1
0174h			1
0175h			
0176h		+	+
0177h		+	
0178h			+
0179h			+
017Ah		+	
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
X · Undefined			

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



SFR Information (7)⁽¹⁾ Table 4.7

Address	Register	Symbol TRASR	After Reset
0180h 0181h	Timer RA Pin Select Register Timer RB/RC Pin Select Register	TRBRCSR	
			00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h			
0187h			
0188h	UART0 Pin Select Register	UOSR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L	SSTDR	FFh
0195h	SS Transmit Data Register H	SSTDRH	FFh
0196h	SS Receive Data Register L	SSRDR	FFh
0197h	SS Receive Data Register H	SSRDRH	FFh
0198h	SS Control Register H	SSCRH	00h
0199h	SS Control Register L	SSCRL	01111101b
019Ah	SS Mode Register	SSMR	00010000b
019Bh	SS Enable Register	SSER	00h
019Ch	SS Status Register	SSSR	00h
019Dh	SS Mode Register 2	SSMR2	00h
019Eh		CONTRE	0011
019Eh			
01A0h			
01A0h			
01A2h			
01A2h			
01A3h			
01A4n 01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			1
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
VIDFII	1		1

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.8SFR Information (8) (1)

Astalasas	Desister	Oursels al	After Deest
Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			-
01C9h			
01CAh			
01CBh			-
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			1
01D4h			+
01D5h			+
01D5h			
			+
01D7h		+	+
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			1
01DEh			-
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
	Pull-Up Control Register 1		00h
01E1h		PUR1	oon
01E2h			_
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
			+
01ECh			4
01EDh			4
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			1
01F3h			+
01F4h			+
01F5h	Input Threshold Control Register 0	VLT0	00h
01566	Input Threshold Control Register 0	VLT1	00h
01F6h		VLII	
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh			
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh			+
01FEh	Key Input Enable Register 0	KIEN	00h
	Iney input Endule Neylolel U		
01FFh			_1
X: Undefined			

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.



R8C/33G Group, R8C/33H Group

Table 4.9SFR Information (9) (1)

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h	1		XXh
2C43h	1		XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh]		XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h]		XXh
2C62h			XXh
2C63h			XXh
2C64h]		XXh
2C65h]		XXh
2C66h]		XXh
2C67h]		XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	1		XXh
2C6Ah	1		XXh
2C6Bh	1		XXh
2C6Ch	1		XXh
			XXh
2C6Dh 2C6Eh			XXh XXh

X: Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.



Table 4.10	SFR Information (10) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h	1		XXh
	-		
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h	1		XXh
2C76h	-		
20760			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2073h	-		XXh
207An			
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
	-		
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	7		XXh
2C82h	4		XXh
	4		
2C83h			XXh
2C84h			XXh
2C85h	7		XXh
2C86h	1		XXh
2C80h	4		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah	1		XXh
2C8Bh	-		XXh
	_		
2C8Ch			XXh
2C8Dh			XXh
2C8Eh	1		XXh
2C8Fh	-		XXh
		DTOD 10	
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
		DTOD 11	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh	1		XXh
	4		
2C9Ch	4		XXh
2C9Dh	1		XXh
2C9Eh			XXh
2C9Fh	1		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1		XXh
2CA2h			XXh
2CA3h	1		XXh
2CA4h	4		XXh
	4		
2CA5h			XXh
2CA6h			XXh
2CA7h	1		XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
		010013	
2CA9h	1		XXh
2CAAh			XXh
2CABh	7		XXh
2CACh	1		XXh
	-		
2CADh			XXh
2CAEh			XXh
2CAFh	7		XXh
X: Undefined	1		1

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.11	SFR Information (1	1) ⁽¹⁾
------------	--------------------	--------------------------

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h	4		XXh
2CB6h	4		XXh
2CB0h	-		XXh
2CB/11 2CB8h	DTC Control Data 15	DTCD15	XXh
		010015	
2CB9h	-		XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h	4		XXh
2CC2h	4		XXh
2CC3h	4		XXh
2003h 2004h	4		XXh
	4		
2CC5h	4		XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh	4		XXh
2CCCh	4		XXh
2CCDh	-		XXh
2CCEh	4		
	-		XXh
2CCFh		DEC 10	XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h	4		XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD8h		DICDI9	XXh
	-		
2CDAh	-		XXh
2CDBh	4		XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h	1		XXh
2CE2h	4		XXh
2CE3h	4		XXh
	4		
2CE4h	4		XXh
2CE5h	4		XXh
2CE6h	1		XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h]		XXh
2CEAh	1		XXh
2CEBh	1		XXh
2CECh	4		XXh
2CEDh	4		XXh
2CEDh 2CEEh	4		
2CEEn 2CEFh	4		XXh
ZUEFN			XXh

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.12 SFR Information (12)⁽¹⁾

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFFh			

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

ID Code Areas and Option Function Select Area Table 4.13

Address	Area Name	Symbol	After Reset
	Option Eurotion Soloot Desister 2	OFS2	(Note 1)
FFDBh	Option Function Select Register 2	0FS2	(Note 1)
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:	1=-		
FFEBh	ID3		(Note 2)
: FFEFh			(Nete 2)
FFEFII	ID4		(Note 2)
FFF3h	ID5		(Note 2)
-			•••••
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
:		050	
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select 1. area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	300	mW
		$85^{\circ}C < T_{opr} \le 125^{\circ}C$	125	
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C



Symbol		Dor	ameter		Conditions		Standard		Unit
Symbol		Fal	ameter		Conditions	Min.	Тур.	Max.	Onit
Vcc/AVcc	Supply voltage					2.7	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
Vih	Input "H" voltage	Other th	nan CMOS ir	nput		0.8 Vcc	-	Vcc	V
		CMOS	OS Inputlevel		$4.0~V \leq Vcc \leq 5.5~V$	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	-	Vcc	V
			function (I/O port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	-	Vcc	V
			(1/0 port)	: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	-	Vcc	V
				Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc	-	Vcc	V
		Externa	I clock input	(XOUT)		1.2	-	Vcc	V
VIL	Input "L" voltage Oth		nan CMOS ir	nput		0	I	0.2 Vcc	V
	i		input switching		$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	I	0.2 Vcc	V
		input			$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	I	0.2 Vcc	V
			function	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	I	0.4 Vcc	V
			(I/O port)	: 0.5 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	I	0.3 Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	I	0.55 Vcc	V
				: 0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	I	0.45 Vcc	V
		Externa	I clock input	(XOUT)		0	I	0.4	V
IOH(sum)	Peak sum output "H	l" current	Sum of all	pins IOH(peak)		-	I	-80	mA
IOH(sum)	Average sum output	"H" current	Sum of all	pins IOH(avg)		-	-	-40	mA
IOH(peak)	Peak output "H" cur	rrent				-	-	-10	mA
IOH(avg)	Average output "H"					-	-	-5	mA
IOL(sum)	Peak sum output "L	" current	Sum of all	pins IOL(peak)		-	-	80	mA
IOL(sum)	Average sum output	"L" current	Sum of all	pins IOL(avg)		-	-	40	mA
IOL(peak)	Peak output "L" cur	rent				-	-	10	mA
IOL(avg)	Average output "L"	current				-	-	5	mA
f(XIN)	XIN clock input osc	illation free	quency		$2.7~V \leq Vcc \leq 5.5~V$	-	I	20	MHz
fOCO40M	When used as the	count sour	ce for timer	RC or timer RD ⁽³⁾	$2.7~V \leq Vcc \leq 5.5~V$	32	-	40	MHz
fOCO-F	fOCO-F frequency				$2.7~V \leq Vcc \leq 5.5~V$	-	-	20	MHz
-	System clock frequ	ency			$2.7~V \leq Vcc \leq 5.5~V$	-	-	20	MHz
f(BCLK)	CPU clock frequent	су			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	20	MHz

Table 5.2	Recommended	Operating	Conditions
-----------	-------------	-----------	------------

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.




Figure 5.1

Ports P0 to P1, P3 to P5 Timing Measurement Circuit



Sumbol	Doromotor		Cond	litions		Standard		Unit
Symbol	Parameter		Cond	Conditions		Тур.	Max.	Unit
-	Resolution		Vref = AVCC		-	-	10	Bit
-	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±5	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±5	LSB
		8-bit mode	$V_{ref} = AV_{CC} = 5.0 V$	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
φAD	A/D conversion clock	•	$4.0 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2	-	20	MHz
			$3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2	-	16	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(2)}$		2	-	10	MHz
			$2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(2)}$		2	-	5	MHz
-	Tolerance level impedance				-	3	-	kΩ
tCONV	Conversion time	10-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	-	-	μs
		8-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	-	-	μS
t SAMP	Sampling time		φAD = 20 MHz		0.80	-	-	μs
Vref	Vref current		$Vcc = 5 V$, $XIN = f1 = \phi AD = 20 MHz$		-	45	-	μΑ
Vref	Reference voltage				2.7	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage				1.24	1.34	1.44	V

Table 5.3 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V, Vss = 0 V and Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Table 5.4D/A Converter Characteristics

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Unit
-	Resolution		—	-	8	Bit
_	Absolute accuracy		_	-	2.5	LSB
tsu	Setup time		_	-	3	μs
Ro	Output resistor		_	6	-	kΩ
l∨ref	Reference power input current	(Note 2)	_	-	1.5	mA

Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and $T_{opr} = -40$ to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Falametei	Condition	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
-	Offset		-	5	100	mV
ta	Comparator output delay time (2)	VI = Vref ± 100 mV	-	0.1	-	μs
ICMP	Comparator operating current	Vcc = 5.0 V	_	17.5	-	μΑ

Notes:

1. Vcc = 2.7 to 5.5 V, T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. When the digital filter is disabled.



Symbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min. Ty		Max.	Unit
-	Program/erase endurance (2)	R8C/33G Group	1,000 (3)	-	-	times
		R8C/33H Group	100 (3)	-	-	times
-	Byte program time		-	80	500	μs
-	Block erase time		-	0.3	-	s
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	-	_	μS
-	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	I	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time (7)	Ambient temperature = 55°C	20	-	-	year

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and $T_{opr} = 0$ to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100, 1,000), each block can be erased n times. For example, if 4,096 1byte writes are performed to different addresses in block, a 4 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting probibited).

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Cumbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (2)		10,000 (3)	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	1,500	μS
-	Byte program time (program/erase endurance > 1,000 times)		-	300	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	-	-	μS
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		2.7	-	5.5	V
_	Program, erase temperature		-40 (6)	-	85°C (J version), 125°C (K version)	°C
-	Data hold time (7)	Ambient temperature = 55 °C	20	-	-	year

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend



Table 5.8 Voltage Detection 0 Circuit Electrical Character
--

Symbol	Parameter	Condition		Unit		
Symbol	Faranieter	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level	At the falling of Vcc	TBD	1.90	TBD	V
-	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	-	6	150	μs
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	1.5	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	=	100	μS

Notes:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version).

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

 Table 5.9
 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_7 ⁽²⁾	At the falling of Vcc	TBD	3.25	TBD	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	TBD	3.40	TBD	V
	Voltage detection level Vdet1_9 ⁽²⁾	At the falling of Vcc	TBD	3.55	TBD	V
	Voltage detection level Vdet1_A ⁽²⁾	At the falling of Vcc	TBD	3.70	TBD	V
	Voltage detection level Vdet1_B ⁽²⁾	At the falling of Vcc	TBD	3.85	TBD	V
	Voltage detection level Vdet1_C ⁽²⁾	At the falling of Vcc	TBD	4.00	TBD	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	TBD	4.15	TBD	V
	Voltage detection level Vdet1_E ⁽²⁾	At the falling of Vcc	TBD	4.30	TBD	V
-	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	-	0.07	-	V
		Vdet1_6 to Vdet1_F selected	-	0.10	_	V
-	Voltage detection 1 circuit response time (3)	At the falling of Vcc from $5 \text{ V to (Vdet1_0 - 0.1) V}$	-	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts $^{\rm (4)}$		-	-	100	μS

Notes:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -40$ to 85°C (J version) / -40 to 125°C (K version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2	At the falling of Vcc	TBD	4.00	TBD	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V	_	20	150	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Notes:

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit ⁽²⁾

Symbol	Parameter	Condition		Standard			
	Falameter	Condition	Min.	Тур.	Max.	Unit	
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/msec	

Notes:

- 1. The measurement condition is $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.3

Power-on Reset Circuit Electrical Characteristics



Table 5.12	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

Cumbal	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	Vcc = 2.7 V to 5.5 V, -40°C \leq Topr \leq 85°C (J) /	38	40	42	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽²⁾	–40°C ≤ Topr ≤ 125°C (K)	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register		30.40	32	33.6	MHz
-	Oscillation stability time	VCC = 5.0 V, Topr = 25°C	-	TBD	TBD	ms
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	-	400	-	μΑ

Notes:

1. Vcc = 2.7 to 5.5 V, T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		112.5	125	137.5	kHz
fOCO-WDT	Low-speed on-chip oscillator frequency for watchdog timer		112.5	125	137.5	kHz
_	Oscillation stability time	$VCC = 5.0 V$, $Topr = 25^{\circ}C$	-	30	100	μs
-	Self power consumption at oscillation	$VCC = 5.0 V$, $Topr = 25^{\circ}C$	-	3	-	μA

Note:

1. Vcc = 2.7 to 5.5 V, $T_{opr} = -40$ to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	ç	ł	Unit	
	Falameter	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2,000	μS

Notes:

1. The measurement condition is VCC = 2.7 V to 5.5 V and Topr = $-40 \text{ to } 85^{\circ}\text{C}$ (J version) / $-40 \text{ to } 125^{\circ}\text{C}$ (K version).

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.



Table 5.15	Timing Requirements of Synchronous Serial Communication Unit (SSU) ⁽¹⁾

Cumhal	Parameter		Conditions		Standard			
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	- Unit	
tsucyc	SSCK clock cycle time	e		TBD	-	_	tCYC ⁽²⁾	
tнı	SSCK clock "H" width			TBD	-	TBD	tsucyc	
tlo	SSCK clock "L" width			TBD	-	TBD	tsucyc	
trise	SSCK clock rising	Master		-	-	TBD	tcyc ⁽²⁾	
	time	Slave		-	-	TBD	μS	
tFALL	SSCK clock falling	Master		-	-	TBD	tCYC ⁽²⁾	
	time	Slave		-	-	TBD	μS	
tsu	SSO, SSI data input s	etup time		TBD	-	_	ns	
tн	SSO, SSI data input h	old time		TBD	-	_	tcyc ⁽²⁾	
tlead	SCS setup time	Slave		TBD	-	_	ns	
tlag	SCS hold time	Slave		TBD	-	_	ns	
tod	SSO, SSI data output	delay time		-	-	TBD	tCYC ⁽²⁾	
tSA	SSI slave access time	;	$2.7~V \leq Vcc \leq 5.5~V$	-	-	TBD	ns	
tor	SSI slave out open tin	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	-	TBD	ns	


Notes:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

2. 1tCYC = 1/f1(s)




R8C/33G Group, R8C/33H Group





R8C/33G Group, R8C/33H Group





R8C/33G Group, R8C/33H Group




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



Symbol	Parameter		Condition		Standard			
Symbol	Par	ameter	Condition	Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Other than XOUT	Iон = –20 mA	Vcc - 2.0	-	Vcc	V	
			Iон = –5 mA	Vcc - 2.0	-	Vcc	V	
		XOUT	Іон = –200 μА	1.0	-	Vcc	V	
Vol	Output "L" voltage	Other than XOUT	IoL = 20 mA	-	-	2.0	V	
			IoL = 5 mA	-	-	2.0	V	
		XOUT	IOL = 200 μA	-	-	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO RESET		0.1	1.2	_	V	
Ін	Input "H" current		VI = 5 V, Vcc = 5.0 V	_	_	5.0	μA	
liL	Input "L" current		VI = 0 V, Vcc = 5.0 V	_	-	-5.0	μA	
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5.0 V	25	50	100	kΩ	
Rfxin	Feedback resistance	XIN		-	0.3	-	MΩ	
Vram	RAM hold voltage	•	During stop mode	2.0	_	-	V	

Table 5.16Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Note:

1. 4.2 V \leq Vcc \leq 5.5 V and T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



Table 5.17Electrical Characteristics (2) $[3.3 V \le Vcc \le 5.5 V]$
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	ł	Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
lcc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	TBD	TBD	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	TBD	TBD	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	TBD	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	TBD	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	TBD	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	TBD	1	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	TBD	TBD	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	TBD	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	TBD	TBD	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	TBD	TBD	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	TBD	TBD	μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	TBD	TBD	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	TBD		μΑ
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	TBD	-	μΑ



Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.18 External Clock Input (XOUT)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width	24	-	ns	
twl(xout)	XOUT input "L" width	24	-	ns	




Figure 5.7 External Clock Input Timing Diagram when VCC = 5 V

Table 5.19 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 5 V



Table 5.20Serial Interface

Symbol	Parameter	Stan	dard	Unit
	Faldilleter	Min.	Min. Max.	Unit
tc(CK)	CLKi input cycle time	TBD	-	ns
tW(CKH)	CLKi input "H" width	TBD	-	ns
tW(CKL)	CLKi input "L" width	TBD	-	ns
td(C-Q)	TXDi output delay time	-	TBD	ns
th(C-Q)	TXDi hold time	TBD	-	ns
tsu(D-C)	RXDi input setup time		-	ns
th(C-D)	RXDi input hold time	TBD	-	ns

i = 0, 2




Figure 5.9 Serial Interface Timing Diagram when Vcc = 5 V


Table 5.21 External Interrupt \overline{INTi} (i = 0 to 1, 3) Input, Key Input Interrupt \overline{KIi} (i = 0 to 3)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns
tw(INL)	V(INL) INTi input "L" width, Kli input "L" width		I	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Symbol	Do	ameter	Condition		Standard		Unit
Symbol			Condition	Min.	Тур.	Max.	
Vон	Output "H" voltage	Other than XOUT	Iон = –5 mA	Vcc - 0.5	-	Vcc	V
			Iон = –1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Іон = –200 μА	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IoL = 5 mA	-	-	0.5	V
			IoL = 1 mA	-	-	0.5	V
		XOUT	IOL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOA1, TRDIOB1, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V	0.1	0.4	_	V
		RESET	Vcc = 3.0 V	0.1	0.5	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3.0 V	-	_	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V	-	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	42	84	168	kΩ
Rfxin	Feedback resistance	XIN		_	0.3	-	MΩ
Rfxcin	Feedback resistance	XCIN		-	8	-	MΩ
Vram	RAM hold voltage		During stop mode	2.0	_	_	V

Table 5.22	Electrical Characteristics (3) [2.7 V \leq Vcc $<$ 4.2 V]

Note:

1. 2.7 V \leq Vcc < 4.2 V and T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.



Table 5.23Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	4	Unit
,				Min.	Тур.	Max.	
lcc	Power supply current ($Vcc = 2.7$ to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	TBD	TBD	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	TBD	TBD	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	TBD	TBD	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	TBD	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	TBD	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	TBD	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	TBD	TBD	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	TBD	TBD	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	TBD	TBD	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	TBD	TBD	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	TBD	-	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	TBD	-	μA



Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.24 External Clock Input (XOUT)

Symbol	Parameter	Standard Min. Max.	dard	Unit
	Falanielei		Offic	
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns




Figure 5.11 External Clock Input Timing Diagram when VCC = 3 V

Table 5.25 TRAIO Input

Symbol	Parameter	Standard		Unit
	Falanielei	Min.	Min. Max.	Offic
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns




Figure 5.12 TRAIO Input Timing Diagram when Vcc = 3 V



Table 5.26Serial Interface

Symbol	Parameter	Stan	Standard	
	Falanielei	Min.	Min. Max.	Unit
tc(CK)	CLKi input cycle time	TBD	-	ns
tW(CKH)	CLKi input "H" width	TBD	-	ns
tW(CKL)	CLKi Input "L" width	TBD	-	ns
td(C-Q)	TXDi output delay time	-	TBD	ns
th(C-Q)	TXDi hold time	TBD	-	ns
tsu(D-C)	RXDi input setup time		-	ns
th(C-D)	RXDi input hold time	TBD	-	ns

i = 0, 2




Figure 5.13 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.27 External Interrupt INTi (i = 0 to 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard	dard	Unit
Symbol	Falameter	Min. Max.		Unit
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	-	ns
tW(INL) INTi input "L" width, Kli input "L" width		380 (2)	-	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.14 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.





REVISION HISTORY

R8C/33G Group, R8C/33H Group Datasheet

Rev.	Date		Description
ILEV.	Dale	Page	Summary
0.10	Jul. 21, 2010	_	First Edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renease Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renease Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for which the soften where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of soften an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of uses of any expression product of the prior written consent of Renesas Electronics.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1528-585-100, Fax: +44-1528-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renesas Electronics Corpo GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renesas Electronics Corpo GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327 Renesas Electronics (Shanghai) Co., Ltd. Th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-827-1516, Fax: +86-21-827-7789 Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, A221A Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-20-827-71810, Fax: +86-21-867-7789 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Towre 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-2486-93175, Fax: +882 2486-9022/9044 Tel: +88-24175-9900, Fax: +882 2486-9022/904 Tel: +88-24175-9900, Fax: +882 24175-9970 Renesas Electronics Majayia Sdn.Bhd. Unit 906, Block B, Menara Ancorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +80-24175-9930, Fax: +80-54-795-9910 Renesas Electronics Korea Co., Ltd. Th, Samik Lavied' or Bilday, Ta'O-2, Selas Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-27155-9330, Fax: +80-2-935-9510