

# 1M (64K x 16) Static RAM

#### Features


- High Speed: 55 ns and 70 ns
- Wide voltage range: 2.7V-3.6V
- · Low active power
  - -54 mW (max.) (15 mA)
- Low standby power (70 ns)
  - 54 μW (max.) (15 μA)
- Easy memory expansion with CE and OE features
- · Automatic power-down when deselected
- CMOS for optimum speed/power
- Package available in a 44-pin TSOP Type II (forward pinout) and a 48-ball fBGA package

#### Functional Description<sup>[1]</sup>

The CY62127BV MoBL<sup>®</sup> MoBL<sup>®</sup> is a high-performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling, or when deselected ( $\overline{CE}$  HIGH or both  $\overline{BLE}$  and  $\overline{BHE}$  are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{CE}$ HIGH), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable  $(\overline{CE})$  and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified <u>on the</u> address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on  $I/O_8$  to  $I/O_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.




#### Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.





Pin Configurations<sup>[2]</sup>



TSOP II (Forward)								
	Top View							
$\begin{array}{c} A_4 \\ A_3 \\ A_2 \\ A_1 \\ CE \\ CO \\ I/O_1 \\ I/O_2 \\ I/O_2 \\ I/O_5 \\ I/O_6 \\ I/O_6$	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	44 A5 43 A6 42 A7 41 OE 39 BLE 39 BLE 38 1/O15 37 1/O14 36 1/O13 34 VCC 32 1/O11 31 1/O10 30 1/O9 29 1/O8 28 NC 27 A8 26 A9 25 A10 24 A11 23 NC						

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential.	–0.5V to 4.6V
DC Voltage Applied to Outputs in High-Z State <sup>[3]</sup>	–0.5V to V <sub>CC</sub> + 0.5V

DC Input Voltage <sup>[3]</sup>	–0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Industrial	–40°C to +85°C	2.7V to 3.6V

### **Product Portfolio**

					Power Dissipation (Industrial)			
	\ \	/ <sub>CC</sub> Range (V	')		Operating, I <sub>CC</sub> (mA) f = f <sub>max</sub>	Standby, I <sub>SB2</sub> (μΑ)		
Product	V <sub>CC(min.)</sub>	<b>V<sub>CC(typ.)</sub></b> <sup>[4]</sup>	V <sub>CC(max.)</sub>	Speed (ns)	Max.	<b>Typ.</b> <sup>[4]</sup>	Max.	
CY62127BV	2.7	3.0	3.6	55	20	0.5	15	
MoBL <sup>®</sup>				70	15			

Notes:

NC pins are not connected to the die.
 V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



#### Electrical Characteristics Over the Operating Range

					Y62127E MoBL <sup>®</sup> -5		C I	Y62127E MoBL <sup>®</sup> -7	3V 0	
Parameter	Description	Test Conditions		Min.	<b>Typ.</b> <sup>[4]</sup>	Max.	Min.	<b>Typ.</b> <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	$V_{CC} = 2.7V$	2.2			2.2			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2.7V$			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0		V <sub>CC</sub> + 0.3V	2.0		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.4	-0.3		0.4	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-1		+1	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{I} \leq V_{CC}$	Output Disabled	-1		+1	-1		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	V <sub>CC</sub> = 3.6V I <sub>OUT</sub> = 0 mA CMOS Levels			20			15	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— TTL Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \ \overline{\text{CE}} \geq V_{\text{IN}} \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or } V_{\text{IN}} \leq V_{\text{IN}} \end{array}$	SV <sub>IL</sub> , f = f <sub>MAX</sub>			2			2	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	$Max. V_{CC}, \overline{CE} \ge V_{IN} \ge V_{CC} - 0.3V_{IN}$ f = 0			0.5	15		0.5	15	μΑ


### Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	9	pF

### Thermal Resistance

Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance (Junction to Ambient) <sup>[5]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case) <sup>[5]</sup>		$\Theta_{JC}$	16	°C/W

### AC Test Loads and Waveforms



#### Note:

5. Tested initially and after any design or process changes that may affect these parameters.




Parameters	3.0V	Unit
R1	1.076	K Ohms
R2	1.262	K Ohms
R <sub>TH</sub>	0.581	K Ohms
V <sub>TH</sub>	1.620	Volts

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[4]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		0.5	15	μΑ
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

#### Data Retention Waveform<sup>[7]</sup>



#### Switching Characteristics Over the Operating Range <sup>[8]</sup>

		55	ns	70 ns		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	·					
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[9]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9, 11]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[9, 11]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		55		70	ns
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid		55		70	ns
t <sub>LZBE</sub> <sup>[10]</sup>	BHE / BLE LOW to Low Z <sup>[9]</sup>	5		5		ns
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z <sup>[9, 11]</sup>		20		25	ns
Write Cycle <sup>[12]</sup>		1	1	1	1	1
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns

Notes:

 Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 100 μs or stable at V<sub>CC(min.)</sub> > 100 μs.
 BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.
 Test conditions assume signal transition time of 5 ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the approximate. specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance. 9. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any

a) Strang given temperature time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




#### Switching Characteristics Over the Operating Range (continued)<sup>[8]</sup>


		55	i ns	70 ns			
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns	
t <sub>PWE</sub>	WE Pulse Width	40		50		ns	
t <sub>BW</sub>	BHE / BLE Pulse Width	45		60		ns	
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[9, 11]</sup>		25		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	5		5		ns	

#### **Switching Waveforms**





# Read Cycle No. 2 (OE Controlled) [14, 15]



#### Notes:

 13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE} = V_{IL}$ .


 14. WE is HIGH for read cycle.

 15. Address valid prior to or coincident with  $\overline{CE}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



### Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)<sup>[12, 16, 17]</sup>




#### Notes:


- Data I/O is high-impedance if OE = <u>V<sub>IB</sub></u>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.



### Switching Waveforms (continued)



## Write Cycle No. 4 ( $\overline{\text{BHE}}/\overline{\text{BLE}}$ Controlled, $\overline{\text{OE}}$ LOW)<sup>[17]</sup>



#### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out $(I/O_O-I/O_7)$ ; $I/O_8-I/O_{15}$ in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z Output Disabled Act		Active (I <sub>CC</sub> )



#### Truth Table (continued)


CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
L	Н	н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> -I/O <sub>7</sub> )	Write Lower Byte Only	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write Upper Byte Only	Active (I <sub>CC</sub> )

#### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62127BVLL-55ZI	Z44	44-lead TSOP II	Industrial
70	CY62127BVLL-70ZI			
	CY62127BVLL-70BAI	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62127BVLL-70BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	


#### **Package Diagrams**





1.20 MAX.

9



51-85096-\*E

BOTTOM VIEW

80.25 (0) C A B 90.30=0.05(46X)

P0.05 🕼 C

PIN 1 CORNER

B

C

D E


F

C

Ιн



Package Diagrams (continued)



0.150 (0.0059) 0.050 (0.0020)

SEATING PLANE


0.597 (0.0235)

1.194 (0.047) 0.991 (0.039)

51-85087-A



#### Package Diagrams (continued)



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



# Document Title: CY62127BV MoBL<sup>®</sup> 1M (64K x 16) Static RAM Document Number: 38-05155

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	109899	10/02/01	SZV	Change from Spec number: 38-01018 to 38-05155		
*A	113307	03/01/02	MGN	Format standardization & update ordering information		
*В	116362	09/04/02	GBI	Add footnote 1 and BV Package.		