

DESCRIPTION


The Accutek AK584096 high density memory module is a CMOS dynamic RAM organized in 4 Meg x 8 bit words. The assembly consists of two 4 Meg x 4 DRAMS, mounted on the front side of a printed circuit board in 30 pad SIM (leadless) or 30 pin SIP (leaded) configuration with JEDEC-standard pinouts. Designed especially for low-height applications such as VMEbus boards, this low profile module is 0.550 inch high.

The operation is identical to eight 4 Meg x 1 DRAMs. The data input/output is brought out separately for each bit, with common RAS, CAS and WE control. This common I/O feature dictates the use of early-write cycles to prevent contention of Data In and Data Out. Since the Write-Enable (WE) signal must always go low before CAS in a write cycle, Read-Write and Read-Modify-Write operation is not possible.

FEATURES

- 4,194,304 x 8 bit organization
- Low Profile 30 pad (SIM) Single In-Line Memory
- Low Profile 30 pin (SIP) Single In-Line package
- JEDEC standard pinout
- Common CAS and RAS control for eight common DQ Lines
- CAS-before-RAS refresh
- Refresh cycle 2048 cycles in 32 mSEC

AK584096BS / AK584096BG 4,194,304 Word by 8 Bit CMOS Dynamic Random Access Memory



- Power
- 0.095 Watt Max Active, 70 nSEC 1.060 Watt Max Active, 60 nSEC 11.0 mWatt Max Standy
- Operating free air temperature 0^{0} C to 70^{0} C
- Downward compatible with AK581024 and AK58256
- · Upward compatible with AK5816384
- Fast Page Mode and Static Column Mode versions available, nibble mode is not possible

PIN NOMENCLATURE

A ₀ - A ₁₀	Address Inputs	
RAS ₀	Row Address Strobe	
CAS	Column Address Strobe	
WE	Write Enable	
OE	Output Enable	
DQ ₁ - DQ ₈	Data In/Data Out	
Vcc	5v Supply	
Vss	Ground	
NC	No Connect	
	•	


MODULE OPTIONS

Leadless SIM: AK584096BS Leaded SIP: AK584096BG

PIN ASSIGNMENT

1	Vcc	16	DQ5	
2	CAS	17	A8	AØ
3	DQ1	18	A9	1~0
4	A0	19	A10	
5	A1	20	DQ6	
6	DQ2	21	WE	
7	A2	22	Vss	
8	A3	23	DQ7	
9	Vss	24	NC	
10	DQ3	25	DQ8	
11	A4	26	NC	
12	A5	27	\overline{RAS}_0	
13	DQ4	28	NC	
14	A6	29	NC	
15	A7	30	Vcc	

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

PART NUMBER CODING INTERPRETATION Position 1 2 3 4 5 6 7 8 Product 1 AK = Accutek Memory 2 Type 4 = Dvnamic RAM 5 = CMOS Dynamic RAM 6 = Static RAM **Organization/Word Width** 3 1 = by 1 16 = by 16 4 = by 4 32 = by 328 = by 8 36 = by 36 9 = by 9Size/Bits Depth 4 64 = 64K 4096 = 4 MEG 256 = 256K 8192 = 8 MEG 1024 = 1 MEG 16384 = 16 MEG Package Type 5 G = Single In-Line Package (SIP) S = Single In-Line Module (SIM) D = Dual In-Line Package (DIP) W = .050 inch Pitch Edge Connect Z = Zig-Zag In-Line Package (ZIP) **Special Designation** 6 P = Page Mode N = Nibble Mode K = Static Column Mode W = Write Per Bit Mode V = Video Ram Separator 7 - = Commercial 0° C to +70°C M = Military Equivalent Screened $(-55^{\circ}C \text{ to } +125^{\circ}C)$ I = Industrial Temperature Tested $(-45^{\circ}C \text{ to } +85^{\circ}C)$ X = Burned In 8 Speed (first two significant digits) DRAMS SRAMS $50 = 50 \, \text{nS}$ 8 = 8 nS 60 = 60 nS10 = 10 nS $70 = 70 \, \text{nS}$ 12 = 12 nS $80 = 80 \, \text{nS}$ 15 = 15 nS The numbers and coding on this page do not include all variations

available but are show as examples of the most widely used variations. Contact Accutek if other information is required.



ACCUTEK MICROCIRCUIT CORPORATION

BUSINESS CENTER at NEWBURYPORT 2 NEW PASTURE ROAD, SUITE 1 NEWBURYPORT, MA 01950-4054 VOICE: 978-465-6200 FAX: 978-462-3396 sales@accutekmicro.com.com Email: Internet: www.accutekmicro.com

EXAMPLES:

AK584096BGP-70


4 Meg x 8, CMOS Dynamic RAM, Leaded SIP, Page Mode, Commercial, 70 nSEC Access Time

AK584096BSP-60

4 Meg x 8, CMOS Dynamic RAM, Leadless SIM, Page Mode, Commercial, 60 nSEC Access Time

MECHANICAL DIMENSIONS

Inches



Accutek reserves the right to make changes in specifications at any time and without notice. Accutek does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied. Preliminary data sheets contain minimum and maximum limits based upon design objectives, which are subject to change upon full characterization over the specific operating conditions.