

Synchronous Step-Down MOSFET Drivers

ZL1505

The ZL1505 is an integrated high-speed, high-current N-channel MOSFET driver for synchronous step-down DC-DC conversion applications. When used with Zilker Labs Digital-DC™ PWM controllers, the ZL1505 enables dynamically adaptive dead-time control that optimizes efficiency under all operating conditions. A dual input PWM configuration enables this efficiency optimization while minimizing complexity within the driver.

Operating from a 4.5V to 7.5V input, the ZL1505 combines a 5A, 0.5W low-side driver and a 3A, 0.8W high-side driver to support high step-down buck applications. A unique adjustable gate drive current scheme allows the user to adjust the drive current on both drivers to optimize performance for a wide rage of input/output voltages, load currents, power MOSFETs and switching frequencies up to 1.4MHz. An integrated 30V bootstrap Schottky diode is used to charge the external bootstrap capacitor. An internal watchdog circuit prevents excessive shoot-through currents and protects the external MOSFET switches.

The ZL1505 is specified over a wide -40°C to +125°C junction temperature range and is available in an exposed pad DFN-10 package.

Features

- High-speed, high-current drivers for synchronous N-channel MOSFETs
- Adaptive dead-time control optimizes efficiency when used with Digital-DC controllers
- Integrated 30V bootstrap Schottky diode
- · Capable of driving 40A per phase
- Supports switching frequency up to 1.4MHz
 - >4A source, >5A sink low-side driver
 - >3A source/sink high-side driver
 - <10ns rise/fall times, low propagation delay
- Adjustable gate drive strength optimizes efficiency for different V_{IN}, V_{OUT}, I_{OUT}, F_{SW} and MOSFET combinations
- Internal non-overlap watchdog prevents shoot-through currents

Applications* (see page 12)

- High efficiency, high-current DC/DC buck converters with digital control and PMBus™
- Multi-phase digital DC/DC converters with phase adding/dropping
- · Power train modules
- Synchronous rectification for secondary side isolated power converters

Related Literature* (see page 12)

• FN6846 ZL2004 Data Sheet




FIGURE 1. ZL1505 BLOCK DIAGRAM

Typical Application Circuit

The following application circuit represents the typical implementation of the ZL1505 (Notes 1, 2).





FIGURE 2. POWER TRAIN MODULE USING ZL2004 PWM CONTROLLER

- 1. For V_{DD} of 4.5V to 7.5V, the maximum V_{IN} of the ZL1505 is 22.5V to 25.5V. ZL1505 input supply voltage range (V_{IN}) is specified in Figure 2.
- 2. $V_{\mbox{\footnotesize{IN}}}$ for this application circuit is limited by the ZL2004 $V_{\mbox{\footnotesize{IN}}}$ of 4.5V to 14V.

Pin Configuration



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE (Note 3)	DESCRIPTION
1	HSEL	I	High-side gate drive current selector. Connect to BST for maximum gate drive current; Connect to SW for 50% of maximum gate drive current.
2	GH	0	Output of high-side gate driver. Connect to the gate of high-side FET.
3	SW	1/0	Phase node. Return path for high-side driver. Connect to source of high-side FET and drain of low-side FET.
4	PWMH	1	High-side PWM control input.
5	PWML	I	Low-side PWM control input.
6	LSEL	I	Low-side gate drive current selector. Connect to VDD for maximum gate drive current; Connect to GND for 50% of maximum gate drive current.
7	GND	PWR	Ground. All signals return to this pin.
8	GL	0	Output of low-side gate driver. Connect to the gate of low-side FET.
9	VDD	PWR	Gate drive bias supply. Connect a high quality bypass capacitor from this pin to GND.
10	BST	PWR	Bootstrap supply. Connect external capacitor to SW node.
ePad	GND	PWR	Ground.

NOTE:

3. I = Input, O = Output, PWR = Power OR Ground.

Ordering Information

PART NUMBER (Notes 4, 5, 6)	PART MARKING	TEMP RANGE (°C)	PACKAGE Tape and Reel (Pb-free)	PKG. DWG. #
ZL1505ALNNT	1505	-40 to +125	10 Ld 3x3 DFN	L10.3x3D
ZL1505ALNNT1	1505	-40 to +125	10 Ld 3x3 DFN	L10.3x3D

NOTES:

- 4. Please refer to TB347 for details on reel specifications.
- 5. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 6. For Moisture Sensitivity Level (MSL), please see device information page for <u>ZL1505</u>. For more information on MSL please see techbrief <u>TB363</u>.

intersil

Absolute Maximum Ratings

Voltage Measured with Respect to GND
DC Supply Voltage for VDD Pin0.3V to 8V
High-Side Supply Voltage for BST Pin0.3V to 30V
High-Side Drive Voltage for
GH Pin $(V_{SW} - 0.3V)$ to $(V_{BST} + 0.3V)$
Low-Side Drive Voltage for
GL Pin (GND - 0.3V) to (V _{DD} + 0.3V)
Boost to Switch Differential (V _{BST} - V _{SW}) for
BST, SW Pins0.3V to 8V
Switch Voltage for SW Pin
Continuous (GND - 0.3V) to 30V
<100ns (GND - 5V) to 30V
Logic I/O Voltage for PWMH, PWML, LSEL Pins0.3V to 8V
HSEL Pin $(V_{SW} - 0.3V)$ to $(V_{BST} + 0.3V)$
ESD Rating
Human Body Model 2kV
GL Pin
Machine Model
Latch Up Tested to JESD78

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
10 Ld DFN (Notes 7, 8)	. 50	7
Junction Temperature Range	55°	C to +150°C
Storage Temperature Range	55°	C to +150°C
Pb-Free Reflow Profile	S	ee link below
http://www.intersil.com/pbfree/Pb	-FreeReflow.	<u>asp</u>

Recommended Operating Conditions

Gate Drive Bias Supply Voltage Range
VDD
Input Supply Voltage Range, V _{IN} 3V to 30V - V _{DD}
Operating Junction Temperature Range, T _J 40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 7. 0JA is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 8. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications

 $V_{DD} = 6.5V$, $T_J = -40$ °C to +125°C unless otherwise noted. Typical values are at $T_A = +25$ °C. Boldface limits apply over the operating temperature range, -40°C to +125°C.

PARAMETER	CONDITIONS		MIN (Note 9)	ТҮР	MAX (Note 9)	UNIT
BIAS CURRENT CHARACTERISTICS						
I _{DD} supply current	Not switching		_	110	180	μΑ
PWM INPUT CHARACTERISTICS	1				l .	
PWM input bias current	$V_{PWM} = 5 V$		_	5	_	μΑ
	V _{PWM} = 0 V		-	_	1	μΑ
PWM input logic low, V _{IL}	PWMH or PWML	$V_{DD} = 6.5V$	1.7	2	2.2	V
		$V_{DD} = 5.0 \text{ V}$	1.5	1.7	1.9	V
PWM input logic high, V _{IH}	PWMH or PWML	$V_{DD} = 6.5V$	2.8	3.1	3.4	V
	$V_{DD} = 5.0V$		2.2	2.5	2.7	V
Hysteresis	PWMH or PWML	$V_{DD} = 6.5V$	-	1.1	-	V
	V _{DD} = 5.0V		-	0.8	-	٧
Minimum PWMH On-time to Produce GH Pulse, t _{PWMH,ON} (Note 10)	$C_{GH} = 0$		_	8.5	12	ns
Minimum GH On-time pulse, t _{GH,ON} (Note 11)	C _{GH} = 0		_	10	14	ns
(Note 11)	C _{GH} = 3 nF, V _{HSEL} = V _{BST}		-	14	20	ns
Minimum PWMH Off-time to Produce Valid GH Pulse, tpWMH,OFF	$C_{GH} = 0$		-	13	17	ns
BOOTSTRAP DIODE CHARACTERISTI	cs			1	I.	
Forward Voltage (V _F)	Forward bias current 10	00 mA	_	0.8	-	V

Electrical Specifications

 $V_{DD}=6.5V$, $T_J=-40^{\circ}C$ to $+125^{\circ}C$ unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$. Boldface limits apply over the operating temperature range, $-40^{\circ}C$ to $+125^{\circ}C$. (Continued)

PARAMETER	CONDITIONS		MIN (Note 9)	ТҮР	MAX (Note 9)	UNIT
THERMAL PROTECTION						
Thermal trip point			_	150	_	°C
Thermal reset point			_	134	_	°C
UPPER GATE DRIVER CHARACTERIST	TICS		-		!	
Driver Voltage (V _{BST} – V _{SW})			_	6	_	V
High-side Driver Peak Gate Drive Current (Pull-up)	$(V_{GH} - V_{SW}) = 2.5V$	HSEL connected to BST	2.0	3.2	_	Α
		HSEL connected to SW	1.0	1.7	-	Α
High-side Driver Peak Gate Drive Current (Pull-down)	$(V_{GH} - V_{SW}) = 2.5V$	HSEL connected to BST	2.0	3.2	_	Α
		HSEL connected to SW	1.0	1.6	-	Α
High-side Driver Pull-up Resistance	$(V_{BST} - V_{GH}) = 50mV$	HSEL connected to BST	_	0.7	0.9	Ω
		HSEL connected to SW	-	0.9	1.2	Ω
High-side Driver Pull-down Resistance	$(V_{GH} - V_{SW}) = 50mV$	HSEL connected to BST	_	0.8	1.1	Ω
	HSEL connected to SW			1.1	1.5	Ω
LOWER GATE DRIVER CHARACTERIS	TICS		1		ı	
Driver voltage (V _{DD})			-	6.5	-	V
Low-side Driver Peak Gate Drive Current (Pull-up)	$(V_{GL} - V_{GNG}) = 2.5V$	LSEL connected to VDD	3.0	4.5	-	Α
		LSEL connected to GND	1.5	2.4	-	Α
Low-side Driver Peak Gate Drive Current (Pull-down)	$(V_{GL} - V_{GND}) = 2.5V$	LSEL connected to VDD	3.5	5.4	_	Α
		LSEL connected to GND	1.8	2.8	-	Α
Low-side Driver Pull-up Resistance	$(V_{DD} - V_{GL}) = 50mV$	LSEL connected to VDD	_	0.7	0.9	Ω
		LSEL connected to GND	-	1.0	1.3	Ω
Low-side Driver Pull-down Resistance	$(V_{GL} - GND) = 50mV$	LSEL connected to VDD	_	0.5	0.7	Ω
	LSEL connected to GND		-	0.7	1.0	Ω
SWITCHING CHARACTERISTICS						
GH rise time, t _{RH}	C _{GH} = 3nF	HSEL connected to BST	-	5.3	8.5	ns
		HSEL connected to SW	-	10.5	16.5	ns

Electrical Specifications

 $V_{DD}=6.5$ V, $T_J=-40$ °C to +125°C unless otherwise noted. Typical values are at $T_A=+25$ °C. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	CONDITIONS		MIN (Note 9)	ТҮР	MAX (Note 9)	UNIT
GH fall time, t _{FH}	$C_{GH} = 3nF$	HSEL connected to BST	-	4.8	7.5	ns
		HSEL connected to SW	-	9.5	15	ns
GL rise time, t _{RL}	C _{GL} = 3nF	LSEL connected to VDD	_	4.0	6.0	ns
		LSEL connected to GND	-	7.8	12	ns
GL fall time, t _{FL}	C _{GL} = 3nF	LSEL connected to VDD	-	3.0	4.5	ns
		LSEL connected to GND	-	5.5	8.5	ns
GH turn-on propagation delay, t _{DHR}	HSEL connected to BST		-	30.0	-	ns
	HSEL connected to SW	-	31.5	-	ns	
GH turn-off propagation delay, t _{DHF}	HSEL connected to BST		-	37.5	-	ns
	HSEL connected to SW	-	39.0	-	ns	
GL turn-on propagation delay, t _{DLR}	LSEL connected to V _{DD}		-	26.5	-	ns
	LSEL connected to GND	-	28.0	-	ns	
GL turn-off propagation delay, t _{DLF}	LSEL connected to V _{DD}		-	30.0	-	ns
	LSEL connected to GND		-	31.5	-	ns

- 9. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 10. The minimum PWMH on-time pulse (tpWMH,ON) is specified from VPWM = 2.5V on the rise edge to VPWM = 2.5V on the falling edge.
- 11. The minimum GH on-time pulse ($t_{GH,ON}$) is specified at V_{GH} = 2.5V.




FIGURE 3. TIMING DIAGRAM

Typical Performance Curves




FIGURE 4. IVDD vs VDD WITH TEMPERATURE (NO SWITCHING)




FIGURE 5. THERMAL PROTECTION THRESHOLDS




FIGURE 6. MINIMUM GH ON-TIME, $t_{GH,ON}$ (Note 12, $T_A = +25$ °C)




FIGURE 7. $t_{GH,ON}$ WITH TEMPERATURE (Note 13, $C_{GH} = 0$)

- 12. Performance curves with temperature are measured at ambient temperatures (T_A) of +85°C, +25°C and -25°C.
- 13. $t_{GH,ON}$ timing is shown in Figure 3.

Typical Performance Curves (Continued)




FIGURE 8. MINIMUM PWMH ON-TIME, $t_{PWMH,ON}$ ($c_{GH} = 0$)




FIGURE 10. LOW-SIDE DRIVER PULL-UP CURRENT $(V_{GL} = 2.5V, T_A = +25^{\circ}C)$




FIGURE 12. LOW-SIDE DRIVER PULL-DOWN CURRENT ($V_{GL} = 2.5V$, $T_A = +25^{\circ}C$)




FIGURE 9. MINIMUM PWMH OFF-TIME, $t_{PWMH,OFF}$ ($C_{GH} = 0$)




FIGURE 11. LS PULL-UP CURRENT WITH TEMPERATURE ($V_{GL} = 2.5V$, LSEL = VDD)




FIGURE 13. LS PULL-DOWN CURRENT WITH TEMPERATURE ($V_{GL} = 2.5V$, LSEL = VDD)

Typical Performance Curves (Continued)




FIGURE 14. LOW-SIDE DRIVER RISE TIME, t_{RL} ($c_{GL} = 3nF$, $t_{A} = +25$ °C)




FIGURE 16. LOW-SIDE DRIVER FALL TIME, t_{FL} ($c_{GL} = 3nF$, $t_{A} = +25$ °C)




FIGURE 18. HIGH-SIDE DRIVER PULL-UP CURRENT (V_{GH} - V_{SW} = 2.5V, T_A = +25°C)




FIGURE 15. t_{RL} WITH TEMPERATURE ($C_{GL} = 3nF$, LSEL = VDD)




FIGURE 17. t_{FL} WITH TEMPERATURE ($C_{GL} = 3nF$, LSEL = VDD)




FIGURE 19. HS PULL-UP CURRENT WITH TEMPERATURE (V_{GH} - V_{SW} = 2.5V, HSEL = BST)

Typical Performance Curves (Continued)




FIGURE 20. HIGH-SIDE DRIVER PULL-DOWN CURRENT (V_{GH} - V_{SW} = 2.5V, T_{A} = +25°C)




FIGURE 22. HIGH-SIDE DRIVER RISE TIME, t_{RH} ($c_{GH} = 3nF$, $t_{A} = +25$ °C)




FIGURE 24. HIGH-SIDE DRIVER FALL TIME, t_{FH} (c_{GH} = 3nF, t_{A} = +25°C)




FIGURE 21. HS PULL-DOWN CURRENT WITH TEMPERATURE (V_{GH} - V_{SW} = 2.5V, HSEL = BST)




FIGURE 23. t_{RH} WITH TEMPERATURE ($C_{GH} = 3nF$, HSEL = BST)




FIGURE 25. t_{FH} WITH TEMPERATURE ($C_{GH} = 3nF$, HSEL = BST)

ZL1505 Overview

Theory of Operation

The ZL1505 is a synchronous N-channel MOSFET driver that is intended for use with Zilker Labs Digital-DC PWM controllers to enable a high-efficiency DC/DC conversion scheme. The patented Digital-DC control scheme utilizes a closed-loop algorithm to optimize the dead-time applied between the gate drive signals for the high-side and low-side MOSFETs. By monitoring the duty cycle of the resulting DC/DC converter circuit, this dynamic routine continuously varies the MOSFET dead times to optimize conversion efficiency in response to varying circuit conditions. The ZL1505's dual PWM input configuration enables this optimization scheme to be applied while minimizing the complexity within the driver device. Please refer to the ZL2004 data sheet for details on the dynamic dead-time optimization routine.

The ZL1505 integrates two powerful gate drivers that have been optimized for step-down DC/DC conversion circuit configurations whose output current can exceed 40A per phase. The ZL1505 also integrates a 30V bootstrap Schottky diode to minimize the external components and provide a high drive voltage to the high-side driver device.

Variable Gate Drive Current

The ZL1505 incorporates an innovative variable drive current scheme that enables the user to optimize the gate drive current levels to the requirements of the external MOSFETs used over a wide range of operating frequencies. Each of the gate drivers incorporates a logic input (HSEL and LSEL) that allows the user to select the gate drive strength to 50% or 100% of the total rated drive current.

With the HSEL pin connected to the BST pin, the high-side driver can deliver the full rated gate drive current; with the HSEL pin connected to the SW pin, the output current will be limited to 50% of the full rated output capability. With the LSEL pin connected to VDD, the low-side driver can deliver the full rated gate drive current; with the LSEL pin connected to GND, the output current will be limited to 50% of the full rated output capability. Using HSEL and LSEL, the ZL1505 can be used across a wide range of applications using only a simple PCB layout change.

Also, the VDD pin is the gate drive bias supply for the external MOSFETs. VDD can be used to vary the gate drive strength as shown for the low-side driver in Figures 9 thru 12 and for the high-side driver in Figures 17 thru 20.

Overlap Protection Circuit

The ZL1505 includes an internal watchdog circuit that prevents excessive shoot-through current from occurring in the unlikely event that the PWM converter places both switches in the ON position. If the overlap time between the PWMH and PWML pulses exceeds 30ns, the PWMH signal will be forced to the LOW state until the overlap

condition ceases, allowing normal switching operation to continue.

Start-up Requirements

During power-up, the ZL1505 maintains both GH and GL outputs in the LOW state while the V_{IN} voltage is ramping up. Once the V_{DD} supply is within specification, the GH and GL pins may be operated using the PWMH and PWML logic inputs respectively.

In the case where the PWM controller is powered from a supply other than the ZL1505's V_{DD} supply, and the PWM controller is powered up first, the PWM controller gate outputs should be kept in low or in high-impedance state until the V_{DD} supply is within specification. Additionally, if the ZL1505 begins its power-down sequence prior to the PWM controller then the PWM controller gate outputs should be set in low or in high-impedance state before the V_{DD} voltage supply drops below its specified range.

Thermal protection

When the junction temperature exceeds $+150^{\circ}$ C the high-side driver output GH is forced to logic low state. The driver output is allowed to switch logic states again once the junction temperature drops below $+134^{\circ}$ C.

FN6845.1
December 4, 2009

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
12/4/09	FN6845.1	Converted to new Intersil template. Changed in Abs Max Ratings "Low-Side Drive Voltage for GL pin" from "(GND - 0.3) to (VIN + 0.3)" to "(GND - 0.3) to (VDD + 0.3)". Removed Bullet "Adjustable gate drive voltage: 4.5V to 7.5V" and "Exposed pad 3mmx3mm DFN-10 Package" from Features. Intersil Standards applied are: Added Related Information, Updated ordering information with Notes that includes MSL. Updated Abs Max Ratings with notes, added ESD Ratings and Latchup, added Boldface text in Electrical Spec Table. Added POD
2/14/09	FN6845.0	Assigned file number FN6845 to datasheet as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. Updated disclaimer information to read "Intersil and it's subsidiaries including Zilker Labs, Inc." No changes to datasheet content

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ZL1505

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

intersil


FN6845.1


December 4, 2009

Dual Flat No-Lead Plastic Package (DFN)




TOP VIEW





BOTTOM VIEW



DETAIL "A"

L10.3x3D 10 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE

	ı			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.80	0.85	0.90	-
A1	0.00	0.02	0.05	-
А3		0.20 REF		-
θ	0	-	12	2
K		0.20 MIN		
D		-		
D2	2.20	2.30	2.40	-
Е		3.00 BSC		-
E2	1.50	1.60	1.70	-
L	0.35	0.40	0.45	12
L1	0.15mm MAX			11
b	0.18	0.25	0.30	4
е		-		
N		3		
ND		5		

Rev. 0 3/09

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. All dimensions are in millimeters. θ is in degrees.
- 3. N is the number of terminals.
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has optional radius on the other end of the terminal, the dimension b should not be measured in that radius area.
- 5. ND refers to the number of terminals on D side.
- 6. Max package warpage is 0.05m.
- 7. Maximum allowable burrs is 0.076mm in all directions.
- 8. Pin #1 ID on top will be laser marked
- Bilatteral coplaniarity zone applies to the exposed heat sink slug as well as the terminals.
- 10. This drawing conforms to JEDEC registered outline M0-229.
- 11. Depending on the method of lead termination at the edge of the package, pullback (L1) may be present.
- 12. Pullback design option is for 0.50mm nominal landlength only.