## FEATURES

Wide input voltage range: $\mathbf{3 . 0} \mathbf{V}$ to 20 V
Maximum load current
2 A for ADP2302
3 A for ADP2303
$\pm 1.5 \%$ output accuracy over temperature
Output voltage down to 0.8 V
700 kHz switching frequency
Current-mode control architecture
Automatic PFM/PWM mode
Precision enable pin with hysteresis
Integrated high-side MOSFET
Integrated bootstrap diode
Internal compensation and soft start
Power-good output
Undervoltage lockout (UVLO)
Overcurrent protection (OCP)
Thermal shutdown (TSD)
8-lead SOIC package with exposed paddle

## APPLICATIONS

Intermediate power rail conversion
DC-to-DC point of load applications
Communications and networking
Industrial and instrumentation
Healthcare and medical
Consumer

## GENERAL DESCRIPTION

The ADP2302/ADP2303 are fixed frequency, current-mode control, step-down, dc-to-dc regulators with an integrated power MOSFET. The ADP2302/ADP2303 can run from an input voltage of 3.0 V to 20 V , which makes them suitable for a wide range of applications. The output voltage of the ADP2302/ ADP2303 can be down to 0.8 V for the adjustable version, while the fixed output version is available in preset output voltage options of $5.0 \mathrm{~V}, 3.3 \mathrm{~V}$, and 2.5 V . The 700 kHz operating frequency allows small inductor and ceramic capacitors to be used, providing a compact solution. Current mode control provides fast and stable line and load transient performance.

## Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.


Figure 2. ADP2303 Efficiency vs. Output Current at $V_{I N}=12 \mathrm{~V}$

The ADP2302/ADP2303 have integrated soft start circuitry to prevent a large inrush current at power-up. The power-good signal can be used to sequence devices that have an enable input. The precision enable threshold voltage allows the part to be easily sequenced from other input/output supplies. Other key features include undervoltage lockout (UVLO), overvoltage protection (OVP), thermal shutdown (TSD), and overcurrent protection (OCP).

The ADP2302/ADP2303 devices are available in the 8-lead, SOIC package with exposed paddle and are rated for the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ junction temperature range.

## ADP2302/ADP2303

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Typical Applications Circuit .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Resistance ..... 4
ESD Caution .....  4
Pin Configuration and Function Descriptions. ..... 5
Typical Performance Characteristics ..... 6
Functional Block Diagram ..... 13
Theory of Operation ..... 14
Basic Operation ..... 14
PWM Mode ..... 14
Power Saving Mode ..... 14
Bootstrap Circuitry ..... 14
Precision Enable ..... 14
Integrated Soft Start ..... 14
Current Limit ..... 14
Short-Circuit Protection ..... 14
Undervoltage Lockout (UVLO) ..... 15
Thermal Shutdown (TSD) ..... 15
Overvoltage Protection (OVP) ..... 15
Power Good ..... 15
Control Loop ..... 15
Applications Information ..... 16
Programming Output Voltage ..... 16
Voltage Conversion Limitations ..... 16
Low Input Voltage Considerations ..... 17
Programming the Precision Enable ..... 17
Inductor. ..... 17
Catch Diode ..... 18
Input Capacitor ..... 19
Output Capacitor ..... 19
Thermal Consideration ..... 19
Design Example ..... 20
Catch Diode Selection ..... 20
Inductor Selection ..... 20
Output Capacitor Selection. ..... 20
Resistive Voltage Divider Selection ..... 20
Circuit Board Layout Recommendations ..... 22
Typical Application Circuits ..... 23
Outline Dimensions ..... 26
Ordering Guide ..... 26

## REVISION HISTORY

[^0]
## ADP2302/ADP2303

## SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum/maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.
Table 1.

| Parameters | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN <br> Voltage Range <br> Supply Current <br> Shutdown Current <br> Undervoltage Lockout Threshold | VIN <br> Ivin <br> Ishon <br> UVLO | No switching, $\mathrm{V}_{\mathbb{1}}=12 \mathrm{~V}$ $\mathrm{V}_{E N}=0 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}}=12 \mathrm{~V}$ <br> $V_{\text {IN }}$ rising <br> Vin falling | $3.0$ $2.2$ | $\begin{aligned} & 720 \\ & 24 \\ & 2.7 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 20 \\ & 950 \\ & 45 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| FB Regulation Voltage <br> Bias Current | $V_{F B}$ <br> IfB | ADP230xARDZ (adjustable) <br> ADP230xARDZ-2.5 <br> ADP230xARDZ-3.3 <br> ADP230xARDZ-5.0 <br> ADP230xARDZ (adjustable) | $\begin{aligned} & 0.788 \\ & 2.463 \\ & 3.25 \\ & 4.925 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.5 \\ & 3.3 \\ & 5.0 \\ & 0.01 \end{aligned}$ | $\begin{aligned} & 0.812 \\ & 2.538 \\ & 3.35 \\ & 5.075 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & \mu \mathrm{~A} \end{aligned}$ |
| SW <br> On Resistance ${ }^{1}$ <br> Peak Current Limit <br> Leakage Current Minimum On Time Minimum Off Time |  |  | $\begin{aligned} & 80 \\ & 2.7 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 120 \\ & 3.5 \\ & 5.5 \\ & 0.1 \\ & 126 \\ & 210 \end{aligned}$ | $\begin{aligned} & 160 \\ & 4.4 \\ & 6.4 \\ & 5 \\ & 170 \\ & 280 \\ & \hline \end{aligned}$ | $m \Omega$ <br> A <br> A <br> $\mu \mathrm{A}$ <br> ns <br> ns |
| OSCILLATOR FREQUENCY | $\mathrm{f}_{\text {sw }}$ |  | 595 | 700 | 805 | kHz |
| SOFT START TIME |  |  |  | 2048 |  | Clock cycles |
| EN <br> Input Threshold Input Hysteresis Pull-Down Current | $V_{\text {en }}$ |  | 1.12 | $\begin{aligned} & 1.2 \\ & 100 \\ & 1.2 \end{aligned}$ | 1.28 | mV <br> $\mu \mathrm{A}$ |
| BOOTSTRAP VOLTAGE | $\mathrm{V}_{\text {воот }}$ | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ | 4.7 | 5.0 | 5.3 | V |
| PGOOD <br> PGOOD Rising Threshold <br> PGOOD Hysteresis PGOOD Deglitch Time ${ }^{2}$ PGOOD Output Low Voltage PGOOD Leakage Current |  | $V_{\text {PGOOD }}=5 \mathrm{~V}$ | 82.5 | $\begin{aligned} & 87.5 \\ & 2.5 \\ & 32 \\ & 150 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 92.5 \\ & 300 \\ & 1 \end{aligned}$ | \% <br> \% <br> Clock cycles <br> mV <br> $\mu \mathrm{A}$ |
| THERMAL SHUTDOWN <br> Threshold Hysteresis |  | Rising temperature |  | $\begin{aligned} & 150 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

[^1]
## ADP2302/ADP2303

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | MAX Rating |
| :--- | :--- |
| VIN, EN, PGOOD | -0.3 V to +24 V |
| SW | -1.0 V to +24 V |
| BST to SW | -0.6 V to +6 V |
| FB, NC | -0.3 V to +6 V |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Conditions | JEDEC J-STD -020 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all voltages are referenced to GND.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance ${ }^{1}$

| Package Type | $\boldsymbol{\theta}_{\text {JA }}$ | Unit |
| :--- | :--- | :--- |
| 8-Lead SOIC_N_EP | 58.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| ${ }^{1} \theta_{\text {JA }}$ is measured using natural convection on JEDEC 4-layer board. |  |  |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration (Top View)

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | BST | Bootstrap Supply for the High-Side MOSFET Driver. A $0.1 \mu \mathrm{~F}$ capacitor is connected between SW and BST to provide a floating driver voltage for the power switch. |
| 2 | VIN | Power Input. Connect to the input power source with a ceramic bypass capacitor to GND directly from this pin. |
| 3 | EN | Output Enable. Pull this pin high to enable the output. Pull this pin low to disable the output. This pin can also be used as a programmable UVLO input. This pin has an internal $1.2 \mu \mathrm{~A}$ pull-down current to GND. |
| 4 | PGOOD | Power-Good Open-Drain Output. |
| 5 | FB | Feedback Voltage Sense Input. For the adjustable version, connect this pin to a resistive divider from Vout. For the fixed output version, connect this pin to Vout directly. |
| 6 | NC | Used for internal testing. Connect to GND or leave this pin floating to ensure proper operation. |
| 7 | GND | Ground. Connect this pin to the ground plane. |
| 8 | SW | Switch Node Output. Connect an inductor to Vout and a catch diode to GND from this pin. |
| 9 (EPAD) | Exposed Pad | The exposed pad should be soldered to an external ground plane underneath the IC for thermal dissipation. |

## ADP2302/ADP2303

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 4. ADP2303 Efficiency, $V_{I N}=18 \mathrm{~V}$


Figure 5. ADP2303 Efficiency, $V_{I N}=5 \mathrm{~V}$


Figure 6. ADP2302 Efficiency, $V_{I N}=12 \mathrm{~V}$


Figure 7. ADP2303 Efficiency, $V_{\mathbb{I N}}=12 \mathrm{~V}$


Figure 8. ADP2302 Efficiency, $V_{I N}=18 \mathrm{~V}$


Figure 9. ADP2302 Efficiency, $V_{I N}=5 \mathrm{~V}$


Figure 10. $A D P 2302$ Line Regulation, $V_{\text {out }}=3.3 \mathrm{~V}$, lout $=2 \mathrm{~A}$


Figure 11. ADP2303 Line Regulation, $V_{\text {out }}=3.3 \mathrm{~V}$, lout $=3 \mathrm{~A}$


Figure 12. Shutdown Current vs. $V_{I N}$


Figure 13. ADP2302 Load Regulation, $V_{\text {OUt }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$


Figure 14. ADP2303 Load Regulation, $V_{\text {OUt }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$


Figure 15. Quiescent Current vs. ViN


Figure 16. Frequency vs. Temperature


Figure 17. ADP2302 Current-Limit Threshold vs. Temperature, $V_{B S T}-V_{s w}=5 \mathrm{~V}$


Figure 18. UVLO Threshold vs. Temperature


Figure 19. 0.8 V Feedback Voltage vs. Temperature


Figure 20. ADP2303 Current-Limit Threshold vs. Temperature, $V_{B S T}-V_{S W}=5 \mathrm{~V}$


Figure 21. Enable Threshold vs. Temperature


Figure 22. Minimum Off Time vs. Temperature


Figure 23. MOSFET RDson vs. Temperature (Pin-to-Pin Measurement)

Figure 24. Discontinuous Conduction Mode (DCM), $V_{\text {OUT }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$


Figure 25. Minimum On Time vs. Temperature


Figure 26. Continuous Conduction Mode (CCM), Vout $=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}$


Figure 27. Power Saving Mode, $V_{\text {OUt }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$


Figure 28. Soft Start Without Load, $V_{\text {OUT }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$


Figure 29. ADP2303 Load Transient, 0.5 A to 3.0 $\mathrm{A}, \mathrm{V}_{\text {out }}=5.0 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$,

$$
L=4.7 \mu H, C_{\text {OUT }}=47 \mu \mathrm{~F}
$$



Figure 30. ADP2302 Load Transient, 0.5 A to $2.0 \mathrm{~A}, V_{\text {OUT }}=5.0 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$, $L=6.8 \mu \mathrm{H}$, Cout $=2 \times 22 \mu \mathrm{~F}$


Figure 31. Soft Start with Full Load, $V_{\text {out }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$


Figure 32. ADP2303 Load Transient, 0.5 A to 3.0 A, $V_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{I N}=12 \mathrm{~V}$, $L=4.7 \mu H$, Cout $=2 \times 47 \mu F$


Figure 33. ADP2302 Load Transient, 0.5 A to $2.0 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}$, $L=6.8 \mu H, C_{\text {OUT }}=2 \times 22 \mu \mathrm{~F}$


Figure 34. Output Short, $V_{\text {out }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$,

$$
L=4.7 \mu H, C_{\text {OUT }}=2 \times 47 \mu \mathrm{~F}
$$



Figure 35. ADP2303 Line Transient, 7 V to $15 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$, lout $=3 \mathrm{~A}$, $L=4.7 \mu H$, Cout $=2 \times 47 \mu \mathrm{~F}$


Figure 36. ADP2302 Bode Plot, $V_{\text {out }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}$,
$L=4.7 \mu H, C_{\text {OUt }}=3 \times 22 \mu \mathrm{~F}$


Figure 37. Output Short Recovery, Vout $=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$, $L=4.7 \mu H, C_{\text {out }}=2 \times 47 \mu \mathrm{~F}$


Figure 38. ADP2302 Line Transient, 7 V to $15 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$, lout $=2 \mathrm{~A}$, $L=6.8 \mu H, C_{\text {out }}=2 \times 22 \mu \mathrm{~F}$


Figure 39. ADP2302 Bode Plot, $V_{\text {out }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$,
$L=6.8 \mu H$, Cout $=2 \times 22 \mu \mathrm{~F}$

## ADP2302/ADP2303



Figure 40. ADP2302 Bode Plot, $V_{\text {out }}=5 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$,

$$
L=6.8 \mu H, \text { Cout }_{\text {O }}=2 \times 22 \mu \mathrm{~F}
$$



Figure 41. ADP2303 Bode Plot, $V_{\text {out }}=3.3 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$,
$L=4.7 \mu H$, Cout $=2 \times 47 \mu \mathrm{~F}$


Figure 42. ADP2303 Bode Plot, $V_{\text {out }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}$,
$L=3.3 \mu H, C_{\text {OUT }}=2 \times 47 \mu \mathrm{~F}$


Figure 43. ADP2303 Bode Plot, $V_{\text {out }}=5 \mathrm{~V}, V_{I N}=12 \mathrm{~V}$,
$L=4.7 \mu \mathrm{H}$, Cout $=47 \mu \mathrm{~F}$

## ADP2302/ADP2303

FUNCTIONAL BLOCK DIAGRAM


## ADP2302/ADP2303

## THEORY OF OPERATION

The ADP2302/ADP2303 are nonsynchronous, step-down, dc-to-dc regulators, each with an integrated high-side power MOSFET. The high switching frequency and 8 -lead SOIC package provide a small, step-down, dc-to-dc regulator solution.

The ADP2302/ADP2303 can operate with an input voltage from 3.0 V to 20 V while regulating an output voltage down to 0.8 V .

The ADP2302 can provide 2 A maximum continuous output current, and the ADP2303 can provide 3 A maximum continuous output current.

## BASIC OPERATION

The ADP2302/ADP2303 use the fixed-frequency, peak currentmode PWM control architecture from medium to high loads, but shift to a pulse-skip mode control scheme at light loads to reduce the switching power losses and improve efficiency. When these devices operate in fixed-frequency PWM mode, output regulation is achieved by controlling the duty cycle of the integrated MOSFET. While the devices are operating in pulse-skip mode at light loads, the output voltage is controlled in a hysteretic manner with higher output ripple. In this mode of operation, the regulator periodically stops switching for a few cycles, thus keeping the conversion losses minimal to improve efficiency.

## PWM MODE

In PWM mode, the ADP2302/ADP2303 operate at a fixed frequency, set by an internal oscillator. At the start of each oscillator cycle, the MOSFET switch is turned on, providing a positive voltage across the inductor. The inductor current increases until the current-sense signal crosses the peak inductor current threshold that turns off the MOSFET switch; this threshold is set by the error amplifier output. During the MOSFET off time, the inductor current declines through the external diode until the next oscillator clock pulse comes and a new cycle starts.

## POWER SAVING MODE

To achieve higher efficiency, the ADP2302/ADP2303 smoothly transition to the pulse-skip mode when the output load decreases below the pulse-skip current threshold. When the output voltage dips below the regulation, the ADP2302/ADP2303 enter PWM mode for a few oscillator cycles until the voltage increases to regulation range. During the idle time between bursts, the MOSFET switch is turned off, and the output capacitor supplies all the output current.
Because the pulse-skip mode comparator monitors the internal compensation node, which represents the peak inductor current information, the average pulse-skip load current threshold depends on the input voltage ( $\mathrm{V}_{\text {IN }}$ ), the output voltage ( $\mathrm{V}_{\text {Out }}$ ), the inductor, and the output capacitor.

Because the output voltage occasionally dips below regulation and then recovers, the output voltage ripple in the power saving mode is larger than the ripple in the PWM mode of operation.

## BOOTSTRAP CIRCUITRY

The ADP2302/ADP2303 each have an integrated boot regulator, which requires that a $0.1 \mu \mathrm{~F}$ ceramic capacitor (X5R or X7R) be placed between the BST and SW pins to provide the gate drive voltage for the high-side MOSFET. There is at least a 1.2 V difference between the BST and SW pins to turn on the high-side MOSFET. This voltage should not exceed 5.5 V in case the BST pin is supplied with the external voltage source through a diode. The ADP2302/ADP2303 generate a typical 5.0 V bootstrap voltage for the gate drive circuit by differentially sensing and regulating the voltage between the BST and SW pins. There is a diode integrated on the chip that blocks the reverse voltage between the VIN and BST pins when the MOSFET switch is turned on.

## PRECISION ENABLE

The ADP2302/ADP2303 provide a precision enable circuit that has 1.2 V reference threshold with 100 mV hysteresis. When the voltage at the EN pin is greater than 1.2 V (typical), the part is enabled. If the EN voltage falls below 1.1 V (typical), the chip is disabled. The precision enable threshold voltage allows the ADP2302/ADP2303 to be easily sequenced from other input/ output supplies. It also can be used as a programmable UVLO input by using a resistive divider. An internal $1.2 \mu \mathrm{~A}$ pull-down current prevents errors if the EN pin is left floating.

## INTEGRATED SOFT START

The ADP2302/ADP2303 have an internal digital soft start circuitry to limit the output voltage rise time and reduce the inrush current at power up. The soft start time is fixed at 2048 clock cycles.

## CURRENT LIMIT

The ADP2302/ADP2303 include current-limit protection circuitry to limit the amount of positive current flowing through the highside MOSFET switch. The positive current limit on the power switch limits the amount of current that can flow from the input to the output.

## SHORT-CIRCUIT PROTECTION

The ADP2302/ADP2303 include frequency foldback to prevent output current runaway when there is a hard short on the output. The switching frequency is reduced when the voltage at the FB pin drops below a certain value, which allows more time for the inductor current to decline, but increases the ripple current while regulating the peak current. This results in a reduction in average output current and prevents output current runaway. The correlation between the switching frequency and the FB pin voltage is shown in Table 5.

Table 5. Correlation Between $f_{s w}$ and $V_{F B}$

| FB Pin Voltage | Switching Frequency |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{FB}} \geq 0.6 \mathrm{~V}$ | $\mathrm{f}_{\mathrm{SW}}$ |
| $0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{FB}}<0.6 \mathrm{~V}$ | $1 / 2 \mathrm{f}_{\mathrm{SW}}$ |
| $0.2 \mathrm{~V}<\mathrm{V}_{\mathrm{FB}} \leq 0.4 \mathrm{~V}$ | $1 / 4 \mathrm{f}_{\mathrm{SW}}$ |
| $\mathrm{V}_{\mathrm{FB}} \leq 0.2 \mathrm{~V}$ | $1 / 8 \mathrm{f}_{\mathrm{SW}}$ |

When a hard short ( $\mathrm{V}_{\mathrm{FB}} \leq 0.2 \mathrm{~V}$ ) is removed, a soft start cycle is initiated to regulate the output back to its level during normal operation, which helps to limit the inrush current and prevent possible overshoot on the output voltage.

## UNDERVOLTAGE LOCKOUT (UVLO)

The ADP2302/ADP2303 have fixed, internally set undervoltage lockout circuitry (UVLO). If the input voltage drops below 2.4 V , the ADP2302/ADP2303 shut down and the MOSFET switch turns off. After the voltage rises above 2.7 V , the soft start period is initiated, and the part is enabled.

## THERMAL SHUTDOWN (TSD)

If the ADP2302/ADP2303 junction temperature rises above $150^{\circ} \mathrm{C}$, the thermal shutdown circuit disables the chip. Extreme junction temperature can be the result of high current operation, poor circuit board design, or high ambient temperature. A $15^{\circ} \mathrm{C}$ hysteresis is included so that when thermal shutdown occurs, the ADP2302/ADP2303 do not return to operation until the onchip temperature drops below $135^{\circ} \mathrm{C}$. When the devices recover from thermal shutdown, a soft start is initiated.

## OVERVOLTAGE PROTECTION (OVP)

The ADP2302/ADP2303 provide an overvoltage protection feature to protect the system against an output short to a higher voltage supply. If the feedback voltage is above 0.880 V , the internal high-side MOSFET is turned off, until the voltage at FB decreases to 0.850 V . At that time, the ADP2302/ADP2303 resume normal operation.

## POWER GOOD

The PGOOD pin is an active high, open-drain output and requires a resistor to pull it up to a voltage ( $<20.0 \mathrm{~V}$ ). A high indicates that the voltage on the FB pin (and therefore the output voltage) is above $87.5 \%$ of the reference voltage. A low indicates that the voltage on the FB pin is below $85 \%$ of the reference voltage. There is a 32 -cycle waiting period after FB is detected as being in or out of bounds.

## CONTROL LOOP

The ADP2302/ADP2303 are internally compensated to minimize external component count and cost. In addition, the built-in slope compensation helps to prevent subharmonic oscillations when the ADP2302/ADP2303 operate at a duty cycle greater than or close to $50 \%$.

## ADP2302/ADP2303

## APPLICATIONS INFORMATION

## PROGRAMMING OUTPUT VOLTAGE

ADP2302/ADP2303 have an adjustable version where the output voltage is programmed through an external resistive divider, as shown in Figure 45. Suggested resistor values for the typical output voltage setting are listed in Table 6. The output voltages are calculated using the following equation:

$$
V_{O U T}=0.800 \mathrm{~V} \times\left(1+\frac{R_{T O P}}{R_{B O T}}\right)
$$

where:
$V_{\text {out }}$ is the output voltage.
$R_{\text {TOP }}$ is the feedback resistor from $V_{\text {out }}$ to FB.
$R_{\text {Вот }}$ is the feedback resistor from FB to GND.


Figure 45. Programming the Output Voltage Using a Resistive Voltage Divider
Table 6. Suggested Values for Resistive Voltage Divider

| Vout (V) | RTop (k $\mathbf{\Omega}$ ), $\mathbf{\pm 1 \%}$ | R $_{\text {вот }}$ (k $\mathbf{\Omega}$ ), $\mathbf{\pm 1 \%}$ |
| :--- | :--- | :--- |
| 1.2 | 10 | 20 |
| 1.5 | 10 | 11.3 |
| 1.8 | 12.7 | 10.2 |
| 2.5 | 21.5 | 10.2 |
| 3.3 | 31.6 | 10.2 |
| 5.0 | 52.3 | 10 |

## VOLTAGE CONVERSION LIMITATIONS

There are both lower and upper output voltage limitations for a given input voltage due to the minimum on time, the minimum off time, and the bootstrap dropout voltage.

The lower limit of the output voltage is constrained by the controllable minimum on time, which can be as high as 170 ns for the worst case. By considering the variation of both the switching frequency and the input voltage, the equation for the lower limit of the output voltage is

$$
V_{O U T(\text { min })}=t_{M I N-O N} \times f_{S W(\max )} \times\left(V_{I N(\max )}+V_{D}\right)-V_{D}
$$

where:
$V_{I N(\max )}$ is the maximum input voltage.
$f_{S W(\max )}$ is the maximum switching frequency for the worst case.
$t_{\text {MIN-ON }}$ is the minimum controllable on time.
$V_{D}$ is the diode forward drop.

The upper limit of the output voltage is constrained by the minimum controllable off time, which can be as high as 280 ns in ADP2302/ADP2303 for the worst case. By considering the variation of both the switching frequency and the input voltage, the equation for the upper limit of the output voltage is
$V_{\text {OUT(max })}=t_{\text {MIN-OFF }} \times f_{S W(\text { max })} \times\left(V_{I N(\text { min })}+V_{D}\right)-V_{D}$ where:
$V_{I N(m i n)}$ is the minimum input voltage.
$f_{S W(\max )}$ is the maximum switching frequency for the worst case. $V_{D}$ is the diode forward drop.
$t_{\text {MIN-OFF }}$ is the minimum controllable off time.
In addition, the bootstrap circuit limits the minimum input voltage for the desired output due to the internal dropout voltage. To attain stable operation at light loads and ensure proper startup for the prebiased condition, the ADP2302/ADP2303 require the voltage difference between the input voltage and the regulated output voltage (or between the input voltage and the prebias voltage) to be greater than 2.1 V for the worst case. If the voltage difference is smaller, the bootstrap circuit relies on some minimum load current to charge the boost capacitor for startup. Figure 46 shows the typical required minimum input voltage vs. load current for the 3.3 V output voltage.


Figure 46. Minimum Input Voltage vs. Load Current
Based on three conversion limitations (the minimum on time, the minimum off time, and the bootstrap dropout voltage), Figure 47 shows the voltage conversion limitations.


Figure 47. Voltage Conversion Limitations

## LOW INPUT VOLTAGE CONSIDERATIONS

For low input voltage between 3 V and 5 V , the internal boot regulator cannot provide enough bootstrap voltage due to the internal dropout voltage. As a result, the increased MOSFET $\mathrm{R}_{\mathrm{DS}(\text { ON })}$ reduces the available load current. To prevent this, add an external small-signal Schottky diode from a 5.0 V external bootstrap bias voltage. Because the absolute maximum rating between the BST and SW pins is 6.0 V , the bias voltage should be less than 5.5 V . Figure 48 shows the application diagram for the external bootstrap circuit.


Figure 48. External Bootstrap Circuit for Low Input Voltage Application

## PROGRAMMING THE PRECISION ENABLE

Generally, the EN pin can connect to the VIN pin so that the device automatically starts up when the input power is applied. However, the precision enabling feature allows the ADP2302/ ADP2303 to be used as a programmable UVLO by connecting a resistive voltage divider to VIN, as shown in Figure 49. This configuration prevents the start-up problems that can occur when VIN ramps up slowly in soft start with a relatively high load current.


Figure 49. Precision Enable Used as a Programmable UVLO
The precision enable feature also allows the ADP2302/ADP2303 to be sequenced precisely by using a resistive voltage divider from another dc-to-dc power supply, as shown in Figure 50.


Figure 50. Precision Enable Used as a Sequencing Control from Another DC-to-DC Power Supply

With a $1.2 \mu \mathrm{~A}$ pull-down current on the EN pin, the equation for the start-up voltage in Figure 49 and Figure 50 is

$$
V_{\text {STARTUP }}=\left(\frac{1.2 \mathrm{~V}}{R_{E N 2}}+1.2 \mu \mathrm{~A}\right) \times R_{E N 1}+1.2 \mathrm{~V}
$$

where:
$V_{\text {STARTUP }}$ is the start-up voltage to enable the chip.
$R_{E N I}$ is the resistor from the dc source to EN.
$R_{E N 2}$ is the resistor from EN to GND.

## INDUCTOR

The high switching frequency of the ADP2302/ADP2303 allows the use of small inductors. For best performance, use inductor values between $1 \mu \mathrm{H}$ and $15 \mu \mathrm{H}$.
The peak-to-peak inductor ripple current is calculated using the following equation:

$$
\Delta I_{\text {RIPPLE }}=\frac{\left(V_{I N}-V_{\text {OUT }}\right)}{L \times f_{s w}} \times\left(\frac{V_{\text {OUT }}+V_{D}}{V_{I N}+V_{D}}\right)
$$

where:
$f_{s w}$ is the switching frequency.
$L$ is the inductor value.
$V_{D}$ is the diode forward drop.
$V_{I N}$ is the input voltage.
$V_{\text {out }}$ is the output voltage.
Inductors of smaller values are usually smaller in size but increase the ripple current and the output ripple voltage. As a guideline, the inductor peak-to-peak ripple current is typically set to $30 \%$ of the maximum load current for optimal transient

## ADP2302/ADP2303

response and efficiency. Therefore, the inductor value is calculated using the following equation:

$$
L=\frac{\left(V_{I N}-V_{\text {OUT }}\right)}{0.3 \times I_{L O A D(\max )} \times f_{s w}} \times\left(\frac{V_{\text {OUT }}+V_{D}}{V_{I N}+V_{D}}\right)
$$

where $I_{L O A D(\text { max })}$ is the maximum load current.
The inductor peak current is calculated using the following equation:

$$
I_{P E A K}=I_{L O A D(\max )}+\frac{\Delta I_{R I P P L E}}{2}
$$

The minimum current rating of the inductor must be greater than the inductor peak current. For ferrite core inductors with a quick saturation characteristic, the inductor saturation current rating should be higher than the switch current limit threshold to prevent the inductor from reaching its saturation point. Be sure to validate the worst-case condition, in which there is a shorted output, over the intended temperature range.
Inductor conduction loss is caused by the flow of current through internal dc resistance (DCR). Larger sized inductors have smaller DCR of the inductor and, therefore, may reduce inductor conduction losses. Inductor core loss is related to the core material and the ac flux swing, which are affected by the peak-to-peak inductor ripple current. Because the ADP2302/ ADP2303 are high frequency switching regulators, shielded ferrite core materials are recommended for their low core losses and low EMI. Some recommended inductors are shown in Table 8.

## CATCH DIODE

The catch diode conducts the inductor current during the off time of the internal MOSFET. The average current of the diode in normal operation is, therefore, dependent on the duty cycle of the regulator as well as the output load current.

$$
I_{D I O D E(A V G)}=\left(1-\frac{V_{O U T}+V_{D}}{V_{I N}+V_{D}}\right) \times I_{L O A D(\max )}
$$

where $V_{D}$ is the diode forward drop.
The only reason to select a diode with a higher current rating than necessary in normal operation is for the worst-case condition, in which there is a shorted output. In this case, the diode current increases up to the typical peak current limit threshold. Be sure to consult the diode data sheet to ensure that the diode can operate well within the thermal and electrical limits.
The reverse breakdown voltage rating of the diode must be higher than the highest input voltage and allow an appropriate margin for the ringing that may be present on the SW node. A Schottky diode is recommended for the best efficiency because it has a low forward voltage drop and fast switching speed. Table 7 provides a list of recommended Schottky diodes.

Table 7. Recommended Schottky Diodes

| Vendor | Part No. | VrRm (V) $^{\text {I }}$ IAvG (A) |  |
| :--- | :--- | :--- | :--- |
| Vishay | SSB43L | 30 | 4 |
|  | SSA33L | 30 | 3 |
| ON Semiconductor | MBRS330T3 | 30 | 3 |
| Diodes Inc. | B330B | 30 | 3 |

Table 8. Recommended Inductors

| Vendor | Value $(\boldsymbol{\mu H})$ | Part No. | DCR $(\mathbf{m} \mathbf{\Omega})$ | IsAT $(\mathbf{A})$ | Dimensions $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Sumida | 2.5 | CDRH104RNP-2R5N | 7.8 | 7.5 | $10.5 \times 10.3 \times 3.8$ |
|  | 3.8 | CDRH104RNP-3R8N | 9.6 | 6 | $10.5 \times 10.3 \times 3.8$ |
|  | 5.2 | CDRH104RNP-5R2N | 16 | 5.5 | $10.5 \times 10.3 \times 3.8$ |
|  | 7 | CDRH104RNP-7R0N | 20 | 4.8 | $10.5 \times 10.3 \times 3.8$ |
| Coilcraft | 10 | CDRH104RNP-100N | 26 | 4.4 | $10.5 \times 10.3 \times 3.8$ |
|  | 2.5 | MSS1038-252NL | 10 | 7.62 | $10 \times 10.2 \times 3.8$ |
|  | 3.8 | MSS1038-382NL | 13 | 6.5 | $10 \times 10.2 \times 3.8$ |
|  | 5.2 | MSS1038-522NL | 22 | 5.28 | $10 \times 10.2 \times 3.8$ |
|  | 7 | MSS1038-702NL | 27 | 4.74 | $10 \times 10.2 \times 3.8$ |
| Toko | 10 | MSS1038103NL | 35 | 3.9 | $10 \times 10.2 \times 3.8$ |
|  | 2.8 | \#919AS-2R8M | 10.7 | 8.3 | $10.3 \times 10.3 \times 4.5$ |
|  | 3.7 | \#919AS-3R7M | 14.2 | 7 | $10.3 \times 10.3 \times 4.5$ |
|  | 4.7 | \#919AS-4R7M | 16.2 | 6.1 | $10.3 \times 10.3 \times 4.5$ |
|  | 6.4 | \#919AS-6R4M | 22.9 | 5.2 | $10.3 \times 10.3 \times 4.5$ |
|  | 10 | \#919AS-100M | 26.5 | 4.3 | $10.3 \times 10.3 \times 4.5$ |
|  | 2.2 | VLF10040T-2R2N7R1 | 7.9 | 8.2 | $10 \times 9.7 \times 4.0$ |
|  | 3.3 | VLF10040T-3R3N6R2 | 10.5 | 6.7 | $10 \times 9.7 \times 4.0$ |
|  | 4.7 | VLF10040T-4R7N5R4 | 12.7 | 5.4 | $10 \times 9.7 \times 4.0$ |
|  | 6.8 | VLF10040T-6R8N4R5 | 19.8 | 4.6 | $10 \times 9.7 \times 4.0$ |
|  | 10 | VLF10040T-100M3R8 | 28 | 3.8 | $10 \times 9.7 \times 4.0$ |

## INPUT CAPACITOR

The input capacitor must be able to support the maximum input operating voltage and the maximum RMS input current. The rms ripple current flowing through the input capacitor is, at maximum, $\mathrm{I}_{\mathrm{LOAD}(\text { max })} / 2$. Select an input capacitor capable of withstanding the rms ripple current for an application's maximum load current using the following equation:

$$
I_{I N(R M S)}=I_{L O A D(\max )} \times \sqrt{D \times(1-D)}
$$

where $D$ is the duty cycle and is equal to

$$
D=\frac{V_{O U T}+V_{D}}{V_{I N}+V_{D}}
$$

The recommended input capacitance is ceramic with X 5 R or X 7 R dielectrics due to its low ESR and small temperature coefficients. A capacitance of $10 \mu \mathrm{~F}$ should be adequate for most applications. To minimize supply noise, place the input capacitor as close as possible to the VIN pin of the ADP2302/ADP2303.

## OUTPUT CAPACITOR

The output capacitor selection affects both the output voltage ripple and the loop dynamics of the regulator. The ADP2302/ADP2303 are designed to operate with small ceramic capacitors that have low ESR and equivalent series inductance (ESL) and are, therefore, easily able to meet stringent output voltage ripple specifications.

When the regulator operates in continuous conduction mode, the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor equivalent series resistance (ESR) plus the voltage ripple caused by the charging and discharging of the output capacitor

$$
\Delta V_{R I P P L E}=\Delta I_{\text {RIPPLE }} \times\left(\frac{1}{8 \times f_{s w} \times C_{O U T}}+E S R_{C_{\text {out }}}\right)
$$

Capacitors with lower ESR are preferable to guarantee low output voltage ripple, as shown in the following equation:

$$
E S R_{\text {Cout }} \leq \frac{\Delta V_{\text {RIPPLE }}}{\Delta I_{\text {RIPPLE }}}
$$

Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. X5R or X7R dielectrics are recommended for best performance, due to their low ESR and small temperature
coefficients. Y5V and Z5U dielectrics are not recommended because of their poor temperature and dc bias characteristics.
In general, most applications require a minimum output capacitor value of $2 \times 22 \mu \mathrm{~F}$.

Some recommended output capacitors for Vout $\leq 5.0 \mathrm{~V}$ are provided in Table 9.

## THERMAL CONSIDERATION

ADP2302/ADP2303 have an internal high-side MOSFET and its drive circuit. Only a small amount of power dissipates inside the ADP2302/ADP2303 package under typical load conditions, which reduces thermal constraints.

However, in applications with maximum loads at high ambient temperature and high duty cycle, the heat dissipated in the package may cause the junction temperature of the die to exceed the maximum junction temperature of $125^{\circ} \mathrm{C}$. If the junction temperature exceeds $150^{\circ} \mathrm{C}$, the regulator goes into thermal shutdown and recovers when the junction temperature drops below $135^{\circ} \mathrm{C}$.
The junction temperature of the die is the sum of the ambient temperature and the temperature rise of the package due to power dissipation, as indicated in the following equation:

$$
T_{J}=T_{A}+T_{R}
$$

where:
$T_{J}$ is the junction temperature.
$T_{A}$ is the ambient temperature.
$T_{R}$ is the rising temperature of the package due to power dissipation.

The rising temperature of the package is directly proportional to the power dissipation in the package. The proportionality constant for this relationship is the thermal resistance from the junction of the die to the ambient temperature, as shown in the following equation:

$$
T_{R}=\theta_{I A} \times P_{D}
$$

where:
$T_{R}$ is the rising temperature of the package.
$\theta_{J A}$ is the thermal resistance from the junction of the die to the ambient temperature of the package.
$P_{D}$ is the power dissipation in the package.

Table 9. Recommended Capacitors for $\mathrm{V}_{\text {out }} \leq 5.0 \mathrm{~V}$

| Vendor | Value | Part No. | Dimensions $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- |
| Murata | $22 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X5R}$ | GRM31CR60J226KE19 | $3.2 \times 2.5 \times 2.0$ |
|  | $47 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X5R}$ | GRM32ER60J476ME20 | $3.2 \times 2.5 \times 2.0$ |
| TDK | $22 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X5R}$ | C3216X5R0J226MB | $3.2 \times 1.6 \times 0.85$ |
|  | $33 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}$ | C3216X5R0J336MB | $3.2 \times 1.6 \times 1.3$ |
|  | $47 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X5R}$ | C3225X5R0J476MB | $3.2 \times 2.5 \times 2.5$ |

## ADP2302/ADP2303

## DESIGN EXAMPLE

This section provides the procedures to select the external components, based on the example specifications listed in Table 10. The schematic for this design example is shown in Figure 51. Because the output current is 3 A , the ADP2303 is chosen for this application.

Table 10. Step-Down DC-to-DC Regulator Requirements

| Parameter | Specification | Additional Requirements |
| :---: | :---: | :---: |
| Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ | $12.0 \mathrm{~V} \pm 10 \%$ | None |
| Output Voltage, Vout | 3.3 V, 3 A, 1\% Vout ripple at full load condition | None |
| Programmable UVLO Voltage | Vin start-up voltage approximately 7.8 V | None |
| PGOOD | Not used | None |

## CATCH DIODE SELECTION

Select the catch diode. A Schottky diode is recommended for best efficiency because it has a low forward voltage drop and faster switching speed. The average current of the catch diode in normal operation, with a typical Schottky diode forward voltage, can be calculated using the following equation:

$$
I_{D I O D E(A V G)}=\left(1-\frac{V_{O U T}+V_{D}}{V_{I N}+V_{D}}\right) \times I_{L O A D(\max )}
$$

where:
$V_{\text {out }}=3.3 \mathrm{~V}$.
$V_{I N}=12 \mathrm{~V}$.
$I_{\text {LOAD (max) }}=3 \mathrm{~A}$.
$V_{D}=0.4 \mathrm{~V}$.
Therefore, $\mathrm{I}_{\mathrm{DIOdE}(\mathrm{AVG})}=2.1 \mathrm{~A}$.
In this case, selecting a SSB43L, $4.0 \mathrm{~A}, 30 \mathrm{~V}$ surface-mount Schottky diode results in more reliable operation.

## INDUCTOR SELECTION

Select the inductor by using the following equation:

$$
L=\frac{\left(V_{I N}-V_{O U T}\right)}{0.3 \times I_{L O A D(\max )} \times f_{s w}} \times\left(\frac{V_{O U T}+V_{D}}{V_{I N}+V_{D}}\right)
$$

where:
$V_{\text {out }}=3.3 \mathrm{~V}$.
$V_{I N}=12 \mathrm{~V}$.
$I_{L O A D(\max )}=3 \mathrm{~A}$.
$V_{D}=0.4 \mathrm{~V}$.
$f_{S W}=700 \mathrm{kHz}$.
This results in $\mathrm{L}=4.12 \mu \mathrm{H}$. The closest standard value is $4.7 \mu \mathrm{H}$; therefore, $\Delta \mathrm{I}_{\text {RIPPLE }}=0.7 \mathrm{~A}$.

The inductor peak current is calculated using the following equation:

$$
I_{P E A K}=I_{L O A D(\max )}+\frac{\Delta I_{\text {RIPPLE }}}{2}
$$

where:
$I_{L O A D(\max )}=3 \mathrm{~A}$.
$\Delta I_{\text {RIPPLE }}=0.7 \mathrm{~A}$.
The calculated peak current for the inductor is 3.4 A . Therefore, in this application, select VLF10040T-4R7N5R4 as the inductor.

## OUTPUT CAPACITOR SELECTION

Select the output capacitor based on the minimum output voltage ripple requirement, according to the following equation:

$$
\Delta V_{R I P P L E}=\Delta I_{R I P P L E} \times\left(\frac{1}{8 \times f_{s w} \times C_{O U T}}+E S R_{C_{\text {out }}}\right)
$$

where:
$\Delta I_{\text {RIPPLE }}=0.7 \mathrm{~A}$.
$f_{S W}=700 \mathrm{kHz}$.
$\Delta V_{\text {RIPPLE }}=33 \mathrm{mV}$ ( $1 \%$ of output voltage ).
If ESR of the ceramic capacitor is $3 \mathrm{~m} \Omega$, then Cout $=4 \mu \mathrm{~F}$.
Because the output capacitor is one of two external components that control the loop stability and according to the recommended external components in Table 11, choose two $47 \mu \mathrm{~F}$ capacitor with a 6.3 V voltage rating in this application.

## RESISTIVE VOLTAGE DIVIDER SELECTION

The output feedback resistive voltage divider is

$$
V_{\text {OUT }}=0.800 \mathrm{~V} \times\left(1+\frac{R_{\text {TOP }}}{R_{\text {BOT }}}\right)
$$

For the 3.3 V output voltage, choose $\mathrm{R}_{\mathrm{TOP}}=31.6 \mathrm{k} \Omega$ and $\mathrm{R}_{\text {вот }}=10.2 \mathrm{k} \Omega$ as the feedback resistive voltage divider according to the recommended values in Table 11.
The resistive voltage divider for the programmable $V_{\text {IN }}$ start-up voltage is

$$
V_{\text {STARTUP }}=\left(\frac{1.2 \mathrm{~V}}{R_{E N 2}}+1.2 \mu \mathrm{~A}\right) \times R_{E N 1}+1.2 \mathrm{~V}
$$

If $\mathrm{V}_{\text {Startup }}=7.8 \mathrm{~V}$, choose $\mathrm{R}_{\text {EN } 2}=10.2 \mathrm{k} \Omega$, and then calculate $R_{\text {en }}$, which, in this case, is $56 \mathrm{k} \Omega$.

## ADP2302/ADP2303



Figure 51. Schematic for the Design Example

Table 11. Recommended External Components for Typical Applications at 2 A/3 A Output Load

| Part Number | $\mathrm{V}_{\text {IN }}$ (V) | V ${ }_{\text {OUT }}$ (V) | $\mathrm{ILOAD}_{\text {(max) }}(\mathbf{A})$ | $\mathrm{L}(\mu \mathrm{H})$ | Cout | $\mathrm{R}_{\text {Top }}(\mathrm{k}$ ),$\pm 1 \%$ | $\mathrm{R}_{\text {вот }}(\mathrm{k} \Omega$ ),$\pm 1 \%$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADP2302 | 18 | 3.3 | 2 | 6.8 | $2 \times 22 \mu \mathrm{~F}$ | 31.6 | 10.2 |
|  | 18 | 5.0 | 2 | 10 | $2 \times 22 \mu \mathrm{~F}$ | 52.3 | 10 |
|  | 12 | 1.5 | 2 | 4.7 | $2 \times 47 \mu \mathrm{~F}$ | 10 | 11.3 |
|  | 12 | 1.8 | 2 | 4.7 | $3 \times 22 \mu \mathrm{~F}$ | 12.7 | 10.2 |
|  | 12 | 2.5 | 2 | 4.7 | $3 \times 22 \mu \mathrm{~F}$ | 21.5 | 10.2 |
|  | 12 | 3.3 | 2 | 6.8 | $2 \times 22 \mu \mathrm{~F}$ | 31.6 | 10.2 |
|  | 12 | 5.0 | 2 | 6.8 | $2 \times 22 \mu \mathrm{~F}$ | 52.3 | 10 |
|  | 5 | 1.5 | 2 | 3.3 | $2 \times 47 \mu \mathrm{~F}$ | 10 | 11.3 |
|  | 5 | 1.8 | 2 | 3.3 | $2 \times 47 \mu \mathrm{~F}$ | 12.7 | 10.2 |
|  | 5 | 2.5 | 2 | 3.3 | $2 \times 22 \mu \mathrm{~F}$ | 21.5 | 10.2 |
| ADP2303 | 18 | 3.3 | 3 | 4.7 | $2 \times 47 \mu \mathrm{~F}$ | 31.6 | 10.2 |
|  | 18 | 5.0 | 3 | 6.8 | $47 \mu \mathrm{~F}$ | 52.3 | 10 |
|  | 12 | 1.5 | 3 | 2.5 | $3 \times 47 \mu \mathrm{~F}$ | 10 | 11.3 |
|  | 12 | 1.8 | 3 | 3.3 | $3 \times 47 \mu \mathrm{~F}$ | 12.7 | 10.2 |
|  | 12 | 2.5 | 3 | 3.3 | $2 \times 47 \mu \mathrm{~F}$ | 21.5 | 10.2 |
|  | 12 | 3.3 | 3 | 4.7 | $2 \times 47 \mu \mathrm{~F}$ | 31.6 | 10.2 |
|  | 12 | 5.0 | 3 | 4.7 | $47 \mu \mathrm{~F}$ | 52.3 | 10 |
|  | 5 | 1.5 | 3 | 2.2 | $3 \times 47 \mu \mathrm{~F}$ | 10 | 11.3 |
|  | 5 | 1.8 | 3 | 2.2 | $3 \times 47 \mu \mathrm{~F}$ | 12.7 | 10.2 |
|  | 5 | 2.5 | 3 | 2.2 | $3 \times 47 \mu \mathrm{~F}$ | 21.5 | 10.2 |

## ADP2302/ADP2303

## CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Good circuit board layout is essential to obtaining the best performance for ADP2302/ADP2303. Poor layout can affect the regulation and stability, as well as the electromagnetic interface (EMI) and electromagnetic compatibility (EMC) performance. A PCB layout example is shown in Figure 53. Refer to the following guidelines for a good PCB layout:

- Place the input capacitor, the inductor, catch diode, output capacitor, and bootstrap capacitor close to the IC using short traces.
- Ensure that the high current loop traces are as short and wide as possible. The high current path is shown Figure 52.
- Maximize the size of ground metal on the component side to improve thermal dissipation.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise on sensitive circuit nodes.
- Minimize the length of the FB trace connecting the top of the feedback resistive voltage divider to the output. In addition, keep these traces away from the high current traces and the switch node to avoid noise pickup.


Figure 52. Typical Application Circuit with High Current Lines Shown in Blue


Figure 53. Recommended Layout for ADP2302/ADP2303

## TYPICAL APPLICATION CIRCUITS



Figure 54. ADP2302 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {OUT }}=1.5 \mathrm{~V}, 2 \mathrm{~A}$


Figure 55. ADP2302 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {out }}=1.8 \mathrm{~V}, 2 \mathrm{~A}$


Figure 56. ADP2302 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {out }}=2.5 \mathrm{~V}, 2 \mathrm{~A}$


Figure 57. ADP2302 Typical Application, $V_{I N}=12$ V, $V_{\text {OUT }}=3.3 \mathrm{~V}, 2 \mathrm{~A}$, with Programmable 7.8 V UVLO


Figure 58. ADP2302 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {OUT }}=5 \mathrm{~V}, 2 \mathrm{~A}$


Figure 59. ADP2303 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {OUT }}=1.5 \mathrm{~V}, 3 \mathrm{~A}$


Figure 60. ADP2303 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {out }}=1.8 \mathrm{~V}, 3 \mathrm{~A}$


Figure 61. ADP2303 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {OUT }}=2.5 \mathrm{~V}, 3 \mathrm{~A}$


Figure 62. ADP2303 Typical Application, $V_{I N}=12 \mathrm{~V}, V_{\text {OUT }}=5 \mathrm{~V}, 3 \mathrm{~A}$


Figure 63. ADP2302 Typical Application, $V_{I N}=5 \mathrm{~V}, V_{\text {OUT }}=1.2 \mathrm{~V}, 2 \mathrm{~A}$

## ADP2302/ADP2303

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model $^{1}$ | Output Voltage | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADP2302ARDZ-R7 | Adjustable | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 |
| ADP2302ARDZ-2.5-R7 | 2.5 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 |
| ADP2302ARDZ-3.3-R7 | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 |
| ADP2302ARDZ-5.0-R7 | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 |
| ADP2302-EVALZ |  |  | Evaluation Board |  |
| ADP2303ARDZ-R7 | Adjustable | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 |
| ADP2303ARDZ-2.5-R7 | 2.5 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 |
| ADP2303ARDZ-3.3-R7 | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 |
| ADP2303ARDZ-5.0-R7 | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N_EP | RD-8-1 |
| ADP2303-EVALZ |  | Evaluation Board |  |  |

[^2]NOTES

## ADP2302/ADP2303

## NOTES


[^0]:    7/10-Revision 0: Initial Version

[^1]:    ${ }^{1}$ Pin-to-Pin measurements.
    ${ }^{2}$ Guaranteed by design.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

