

Silicon NPN Power Transistors

2SD725

DESCRIPTION

- With TO-3 package
- High voltage ,high speed
- Low collector saturation voltage

APPLICATIONS

- For high voltage,power switching and TV horizontal output applications

PINNING(see fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector




Fig.1 simplified outline (TO-3) and symbol

Absolute maximum ratings(Ta=)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	1500	V
V_{CEO}	Collector-emitter voltage	Open base	600	V
V_{EBO}	Emitter-base voltage	Open collector	5	V
I_C	Collector current		7	A
P_C	Collector power dissipation	$T_C=25$	50	W
T_j	Junction temperature		150	
T_{stg}	Storage temperature		-65~150	

Silicon NPN Power Transistors

2SD725

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CEO(SUS)}	Collector-emitter sustaining voltage	I _C =0.1A; I _B =0	600			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =1mA; I _C =0	5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =5 A; I _B =1 A			5.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =5 A; I _B =1 A			1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =800V; I _E =0			10	μ A
I _{EBO}	Emitter cut-off current	V _{EB} =5V; I _C =0			0.1	mA
h _{FE-1}	DC current gain	I _C =1A; V _{CE} =5V	8		36	
h _{FE-2}	DC current gain	I _C =5A; V _{CE} =5V	5			

PACKAGE OUTLINE

