



## 74 Series GHz Logic

FEATURES:	DESCRIPTION:
<ul style="list-style-type: none"> <li>. Patented technology</li> <li>. Operating frequency up to 1GHz with 2pf load</li> <li>. VCC Operates from 1.65V to 3.6V</li> <li>. Low input capacitance: 5pf typical</li> <li>. Available in 48pin TSSOP package</li> <li>. Comparator A inputs for accuracy signals</li> </ul>	<p>Potato Semiconductor's PO74G164245A is designed for world top performance using submicron CMOS technology to achieve 1GHz TTL /CMOS output frequency. This Octal bus buffer gate is designed for 1.65v-3.6v, 16-bit Dual Supply Level Shifting Bidirectional Transceiver with 3 state outputs operation.</p> <p>Contains two separate supply rails: B port (VCCB) must set higher voltage (equal) then A port (VCCA). This arrangement permits translation from a 1.8-2.5V to 3.3V environment.</p> <p>The PO74G164245A features independent 16-bit Bidirectional Transceiver with 3 state outputs. Each output is disabled when the associated output-enable(OE) input is high.</p>

### Pin Configuration



### Logic Block Diagram



### Pin Description

Pin Name	Description
$\overline{xOE}$	3-State Output Enable Inputs (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Inputs
xBx	Side B Outputs or 3-State Outputs
GND	Ground
Vcc	Power

### Truth Table

Inputs		Outputs
$\overline{xOE}$	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Z

xDIR	VCCAx	Comparator InputAx
X	0V	disable
L	X	disable
H	>0V	Enable

## 74 Series GHz Logic

### Maximum Ratings

Description	Max	Unit
Storage Temperature	-65 to 150	°C
Operation Temperature	-40 to 85	°C
Operation Voltage	-0.5 to +4.6	V
Input Voltage	-0.5 to +V <sub>CC</sub>	V
Output Voltage	-0.5 to V <sub>CC</sub> +0.5	V

**Note:**

stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied.

### DC Electrical Characteristics (1.65V < V<sub>CCA</sub> ≤ 1.95V, 2.3V < V<sub>CCB</sub> ≤ 2.7V)

Symbol	Parameter	Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Max	Units
V <sub>IHA</sub>	HIGH Level Input Voltage	A <sub>n</sub>	1.65–1.95	2.3–2.7	0.65 x V <sub>CC</sub>		V
V <sub>IHB</sub>	HIGH Level Input Voltage	B <sub>n</sub> , DIR, $\overline{OE}$	1.65–1.95	2.3–2.7	1.6		V
V <sub>ILA</sub>	LOW Level Input Voltage	A <sub>n</sub>	1.6–1.95	2.3–2.7		0.35 x V <sub>CC</sub>	V
V <sub>ILB</sub>	LOW Level Input Voltage	B <sub>n</sub> , DIR, $\overline{OE}$	1.65–1.95	2.3–2.7		0.7	V
V <sub>OHA</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = –6 mA	1.65	2.3–2.7	1.25		V
V <sub>OHB</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = –18 mA	1.65–1.95	2.3	1.7		V
V <sub>OLA</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 6 mA	1.65	2.3–2.7		0.3	V
V <sub>OLB</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 18 mA	1.65–1.95	2.3		0.6	V
I <sub>IA</sub>	Input Leakage Current @ $\overline{OE}$ , DIR	0V ≤ V <sub>I</sub> ≤ V <sub>CCA</sub>	1.65 1.95	2.3 2.7		±2.5	μA
I <sub>IB</sub>	Input Leakage Current @ $\overline{OE}$ , DIR	0V ≤ V <sub>I</sub> ≤ V <sub>CCB</sub>	1.65–1.95	2.3–2.7		±2.5	μA
I <sub>OZA</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ V <sub>CCA</sub> $\overline{OE}$ = V <sub>CCB</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.65–1.95	2.3–2.7		±2.5	μA
I <sub>OZB</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ V <sub>CCB</sub> $\overline{OE}$ = V <sub>CCB</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.65–1.95	2.3 2.7		±2.5	μA
I <sub>CCA</sub>	Quiescent Supply Current, per supply	A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR= V <sub>CCB</sub> B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65–1.95	2.3–2.7		±20	μA
		A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR= GND B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65–1.95	2.3–2.7		±20	μA
I <sub>CCB</sub>	Quiescent Supply Current, per supply	A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR= V <sub>CCB</sub> B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65–1.95	2.3–2.7		20	mA
		A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR= GND B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65–1.95	2.3–2.7		±20	μA

## 74 Series GHz Logic

### DC Electrical Characteristics (1.65V < V<sub>CCA</sub> ≤ 1.95V, 3.0V < V<sub>CCB</sub> ≤ 3.6V)

Symbol	Parameter	Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Max	Units
V <sub>IHA</sub>	HIGH Level	A <sub>n</sub>	1.65-1.95	3.0-3.6	0.65 x V <sub>CC</sub>		V
V <sub>IHB</sub>	Input Voltage	B <sub>n</sub> , DIR, $\overline{OE}$	1.65-1.95	3.0-3.6	2.3		V
V <sub>ILA</sub>	LOW Level	A <sub>n</sub>	1.65-1.95	3.0-3.6		0.35 x V <sub>CC</sub>	V
V <sub>ILB</sub>	Input Voltage	B <sub>n</sub> , DIR, $\overline{OE}$	1.65-1.95	3.0-3.6		0.8	V
V <sub>OHA</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -6 mA	1.65	3.0-3.6	1.25		V
V <sub>OHB</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -24 mA	1.65-1.95	3.0	2.5		V
V <sub>OLA</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 6 mA	1.65	3.0-3.6		0.3	V
V <sub>OLB</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 24 mA	1.65-1.95	3.0		0.65	V
I <sub>IA</sub>	Input Leakage Current @ $\overline{OE}$ , DIR	0V < V <sub>I</sub> < V <sub>CCA</sub>	1.65-1.95	3.0-3.6		±2.5	μA
I <sub>IB</sub>	Input Leakage Current @ $\overline{OE}$ , DIR	0V ≤ V <sub>I</sub> ≤ V <sub>CCB</sub>	1.65-1.95	3.0-3.6		±2.5	μA
I <sub>OZA</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ V <sub>CCA</sub> $\overline{OE}$ = V <sub>CCB</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.65-1.95	3.0-3.6		±2.5	μA
I <sub>OZB</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ V <sub>CCB</sub> $\overline{OE}$ = V <sub>CCB</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.65-1.95	3.0-3.6		±2.5	μA
I <sub>CCA</sub>	Quiescent Supply Current, per supply	A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = V <sub>CCB</sub> B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65-1.95	3.0-3.6		±20	μA
		A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = GND B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65-1.95	3.0-3.6		±20	μA
I <sub>CCB</sub>	Quiescent Supply Current, per supply	A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = V <sub>CCB</sub> B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65-1.95	3.0-3.6		185	mA
		A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = GND B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	1.65-1.95	3.0-3.6		±20	μA

## 74 Series GHz Logic

### DC Electrical Characteristics (2.3V < V<sub>CCA</sub> ≤ 2.7V, 3.0V < V<sub>CCB</sub> ≤ 3.6V)

Symbol	Parameter	Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Max	Units
V <sub>IHA</sub>	HIGH Level Input Voltage	A <sub>n</sub>	2.3-2.7	3.0-3.6	1.6		V
V <sub>IHB</sub>		B <sub>n</sub> , DIR, $\overline{OE}$	2.3-2.7	3.0-3.6	2.3		V
V <sub>ILA</sub>	LOW Level Input Voltage	A <sub>n</sub>	2.3-2.7	3.0-3.6		0.7	V
V <sub>ILB</sub>		B <sub>n</sub> , DIR, $\overline{OE}$	2.3-2.7	3.0-3.6		0.8	V
V <sub>OHA</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -18 mA	2.3	3.0-3.6	1.7		V
V <sub>OHB</sub>		I <sub>OH</sub> = -24 mA	2.3-2.7	3.0	2.5		V
V <sub>OLA</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 18 mA	2.3	3.0-3.6		0.6	V
V <sub>OLB</sub>		I <sub>OL</sub> = 24 mA	2.3-2.7	3.0		0.55	V
I <sub>IA</sub>	Input Leakage Current @ $\overline{OE}$ , DIR	0V ≤ V <sub>I</sub> ≤ V <sub>CCA</sub>	1.65-2.7	3.0-3.6		±2.5	μA
I <sub>IB</sub>	Input Leakage Current @ $\overline{OE}$ , DIR	0V ≤ V <sub>I</sub> ≤ V <sub>CCB</sub>	1.65-2.7	3.0-3.6		±2.5	μA
I <sub>oZA</sub>	3-STATE Output Leakage @ A <sub>n</sub>	0V ≤ V <sub>O</sub> ≤ V <sub>CCA</sub> $\overline{OE}$ = V <sub>CCA</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.3-2.7	3.0-3.6		±2.5	μA
I <sub>oZB</sub>		0V ≤ V <sub>O</sub> ≤ V <sub>CCB</sub> $\overline{OE}$ = V <sub>CCA</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.3-2.7	3.0-3.6		±2.5	μA
I <sub>CCA</sub>	Quiescent Supply Current, per supply	A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = V <sub>CCB</sub> B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	2.3-2.7	3.0-3.6		±20	μA
		A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = GND B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	2.3-2.7	3.0-3.6		±20	μA
I <sub>CCB</sub>	Quiescent Supply Current, per supply	A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = V <sub>CCB</sub> B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	2.3-2.7	3.0-3.6		45	mA
		A <sub>n</sub> = V <sub>CCA</sub> or GND, DIR = GND B <sub>n</sub> & $\overline{OE}$ = V <sub>CCB</sub> or GND	2.3-2.7	3.0-3.6		±20	μA


## 74 Series GHz Logic

### Switching Characteristics



Parameter	Conditions	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$					Units
		$V_{CCA} = 1.65\text{V to } 1.95\text{V}$ $V_{CCB} = 2.3\text{V to } 2.7\text{V}$	$V_{CCA} = 2.3\text{V to } 2.7\text{V}$ $V_{CCB} = 2.3\text{V to } 2.7\text{V}$	$V_{CCA} = 1.65\text{V to } 1.95\text{V}$ $V_{CCB} = 3.0\text{V to } 3.6\text{V}$	$V_{CCA} = 2.3\text{V to } 2.7\text{V}$ $V_{CCB} = 3.0\text{V to } 3.6\text{V}$	$V_{CCA} = 3.0\text{V to } 3.6\text{V}$ $V_{CCB} = 3.0\text{V to } 3.6\text{V}$	
		Max.	Max.	Max.	Max.	Max.	
$t_{PHL}, t_{PLH}$	Propagation Delay, A to B	2.3	2.3	2.3	1.8	1.8	ns
$t_{PHL}, t_{PLH}$	Propagation Delay, B to A	3.3	2.1	3.8	2.2	1.8	ns
$t_{PZL}, t_{PZH}$	Output Enable Time, OE to B	6.0	6.0	4.5	4.5	4.5	ns
$t_{PZL}, t_{PZH}$	Output Enable Time, OE to A	7.5	6.0	7.5	5.5	4.5	ns
$t_{PLZ}, t_{PHZ}$	Output Disable Time, OE to B	6.0	6.0	4.5	4.5	4.5	ns
$t_{PLZ}, t_{PHZ}$	Output Disable Time, OE to A	7.5	6.0	7.5	5.5	4.5	ns
$f_{max} \text{ CL}=2\text{pf}$	A to B	380	430	370	660	1100	Mhz
$f_{max} \text{ CL}=5\text{pf}$	A to B	360	330	350	610	670	
$f_{max} \text{ CL}=15\text{pf}$	A to B	270	190	240	390	330	
$f_{max} \text{ CL}=50\text{pf}$	A to B	90	50	50	100	85	
$f_{max} \text{ CL}=2\text{pf}$	B to A	230	630	160	530	1100	
$f_{max} \text{ CL}=5\text{pf}$	B to A	160	400	135	350	800	
$f_{max} \text{ CL}=15\text{pf}$	B to A	110	190	80	170	330	
$f_{max} \text{ CL}=50\text{pf}$	B to A	20	50	30	50	85	

## 74 Series GHz Logic

### Parameter Measurement Information, $V_{CCA} = 1.8V \pm 0.1V$




### Test Circuit





## 74 Series GHz Logic

### Parameter Measurement Information, $V_{CCA} = 2.5V \pm 0.2V$




### Test Circuit





## 74 Series GHz Logic

### Parameter Measurement Information, $V_{CCA} = 3.3V \pm 0.3V$




### Test Circuit





**74 Series GHz Logic**

**Packaging Mechanical Drawing: 48 pin TSSOP**



## 74 Series GHz Logic

### Ordering Information

Ordering Code	Package			Top-Marking	T <sub>A</sub>
PO74G164245ASU	48pin TSSOP	Tube	Pb-free & Green	PO74G164245AS	-40°C to 85°C
PO74G164245ASR	48pin TSSOP	Tape and reel	Pb-free & Green	PO74G164245AS	-40°C to 85°C

### IC Package Information

PACKAGE CODE	PACKAGE TYPE	TAPE WIDTH (mm)	TAPE PITCH (mm)	PIN 1 LOCATION	TAPE TRAILER LENGTH	QTY PER REEL	TAPE LEADER LENGTH	QTY PER TUBE
T	TSSOP 48	24	12	Top Left Corner	26 (12")	1500	43 (20")	39