SDRAM

1M x 16Bit x 2Banks Synchronous DRAM

FEATURES

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
 - CAS Latency (2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

GENERAL DESCRIPTION

The M12L32162A is 33,554,432 bits synchronous high data rate Dynamic RAM organized as 2 x 1,048,576 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION


Product ID	Max Freq.	Package	Comments
M12L32162A-5.5TG	183MHz	54Pin TSOP(II)	Pb-free
M12L32162A-6TG	166MHz	54Pin TSOP(II)	Pb-free
M12L32162A-7TG	143MHz	54Pin TSOP(II)	Pb-free
M12L32162A-5.5BG	183MHz	54 Ball BGA	Pb-free
M12L32162A-6BG	166MHz	54 Ball BGA	Pb-free
M12L32162A-7BG	143MHz	54 Ball BGA	Pb-free

PIN CONFIGURATION (TOP VIEW)

54 PIN TSOP(II)

	• • • •	,
Vdd [1	54□ Vss
DQ0 [2	53 DQ15
VDDQ [3	52 🗖 Vssq
DQ1 [4	51 DQ14
DQ2 [5	50 DQ13
Vssq [6	49 VDDQ
DQ3 [7	48 DQ12
DQ4 [8	47 DQ11
Vddq [9	46 Vssq
DQ5 [10	45 DQ10
DQ6 [_ 11	44 DQ9
Vssq [12	43 VDDQ
DQ7 [13	42 DQ8
Vdd [14	41 Vss
LDQM [15	40 NC
WE [16	39 UDQM
CAS [1 7	38 CLK
RAS [18	37 CKE
<u>⊂s</u> [19	36 □ NC
NC [20	35 A11
BA [21	34 🗖 A9
A10/AP [²²	33 A8
A0 [23	32 A7
A1 [24	31 A6
A2 [25	30 A5
Аз [26	29 A4
VDD [27	28 Vss
	1	1

54 Ball BGA(8mmx8mm)



Publication Date: Mar. 2009 Revision: 1.2 1/29

I/O Control -LWE Bank Select Data Input Register - LDQM Row Buffer Refresh Counter Row Decoder Sense AMP Output Buffer 1M x 16 Address Register **→** DQi 1M x 16 CLK-ADD. Col. Buffer Column Decoder Latency & Burst Length LCKE Programming Register

LCAS

Timing Register

CAS

RAS

FUNCTIONAL BLOCK DIAGRAM

PIN FUNCTION DESCRIPTION

CLK

LRAS LCBR LWE

CS

CKE

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
cs	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, column address : CA0 ~ CA7
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when L(U)DQM active.

LWCBR

L(U)DQM

WE

LDQM

Publication Date: Mar. 2009 Revision: 1.2 **2/29**

DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin,Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	Po	0.7	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, Ta=0 to 70 $^{\circ}C$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	Vih	2.0	3.0	V _{DD} +0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Iон =-2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lıL	-5	-	5	uA	3
Output leakage current	lol	-5	_	5	uA	4

Note: 1.Vih (max) = 4.6V AC for pulse width \leq 10ns acceptable.

 $2.V_{IL}$ (min) = -1.5V AC for pulse width \leq 10ns acceptable.

3.Any input $0V \le V_{IN} \le V_{DD}$, all other pins are not under test = 0V.

4.Dout is disabled, $0V \leq V_{OUT} \leq V_{DD}$.

CAPACITANCE (VDD = 3.3V, TA = $25 \,^{\circ}$ C , f = 1MHz)

Pin	Symbol	Min	Max	Unit
CLOCK	Cclk	2.5	4.0	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Cin	2.5	5.0	pF
ADDRESS	CADD	2.5	5.0	pF
DQ0 ~DQ15	Соит	4.0	6.5	pF

Publication Date: Mar. 2009 Revision: 1.2 3/29



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $T_A = 0$ to 70 °C $V_{IH}(min)/V_{IL}(max)=2.0V/0.8V$)

Downwater			CAS		Version			
Parameter	Symbol	rest Condition	Latency	-5.5	-6	-7	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 trc≥ trc (min), tcc≥ tcc (min), loL= 0	mA	150	140	100	mA	1
Precharge Standby	Ісс2Р	CKE ≤ V _{IL} (max), tcc =15ns			2			
Current in power-down mode	ICC2PS	CKE ≤ V _{IL} (max), CLK ≤ V _{IL} (max), tcc =	∞		2		mA	
Precharge Standby Current in non	ICC2N	CKE ≥ V _{IH} (min),			25		mA	
power-down mode	Icc2NS	CKE ≥ V _I H(min), CLK ≤ V _I L(max), tcc = Input signals are stable	CKE \geq V _{IH} (min), CLK \leq V _{IL} (max), tcc = ∞ Input signals are stable				mA	
Active Standby Current	Іссзр	CKE ≤ V _{IL} (max), tcc =15ns		10				
in power-down mode	Іссзрѕ	CKE \leq VIL(max), CLK \leq VIL(max), to	cc = ∞	10			mA	
Active Standby Current in non power-down mode	Іссзи	, ,,	CKE≥V _{IH} (min), CS≥ V _{IH} (min), tcc=15ns Input signals are changed one time during 2clks					
(One Bank Active)	K Active) CKE ≥ VIH (min), CLK ≤ VIL(max), tcc= ∞ Input signals are stable		∞	15		mA		
Operating Current	erating Current Icc4 IoL= 0mA, Page Burst All Band Activated, tccp = tccp (min)		3	150	140	120		1
(Burst Mode)	1004	All Band Activated, tccp = tccp (min)	2	150	140	120	mA	
Refresh Current	Icc5	trc≥trc(min)		150	140	120	mA	2
Self Refresh Current	Icc6	CKE≤0.2V			1		mA	

Note: 1.Measured with outputs open. Addresses are changed only one time during tcc(min).


Publication Date: Mar. 2009
Revision: 1.2 4/29

^{2.} Refresh period is 64ms. Addresses are changed only one time during tcc(min).



AC OPERATING TEST CONDITIONS (Vdd= $3.3V\pm0.3V$,Ta= 0 to 70 °C)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig.2	



(Fig.1) DC Output Load circuit

(Fig.2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Downwater	Cumbal		Version	l lmi4	NI - 4 -	
Parameter	Symbol	-5.5	-6	-7	Unit	Note
Row active to row active delay	trrd(min)	11	12	14	ns	1
RAS to CAS delay	trcd(min)	16.5	18	20	ns	1
Row precharge time	t _{RP} (min)	16.5	18	20	ns	1
Row active time	tras(min)	33	36	42	ns	1
Row active time	tras(max)		100		us	
Row cycle time	trc(min)	60	60	63	ns	1
Last data in to new col. Address delay	tcdl(min)		1		CLK	2
Last data in to row precharge	trdl(min)		2		CLK	2
Last data in to burst stop	tbdl(min)		1		CLK	2
Col. Address to col. Address delay	tccp(min)		1		CLK	3
Refresh period (4,096 rows)	tref(max)		64		ms	5
Number of valid output data	CAS latency=3		2		00	4
Number of valid output data	CAS latency=2		1		- ea	4

- **Note:** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 - 2. Minimum delay is required to complete write.
 - 3. All parts allow every cycle column address change.
 - 4. In case of row precharge interrupt, auto precharge and read burst stop.

 The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.
 - 5. A maximum of eight consecutive AUTO REFRESH commands (with t_{RFCmin}) can be posted to any given SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8x15.6 μ s.)

Publication Date: Mar. 2009
Revision: 1.2 5/29



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Down			-5	.5	-	6	-	7		
Para	ımeter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS Latency =3	too	5.5		6	1000	7	1000	no	1
CLK Cycle time	CAS Latency =2	tcc t	10	1000	10	1000	10	1000	ns	'
CLK to valid	CAS Latency =3	tono		6		5.5		6	no	1
output delay	CAS Latency =2	- tsac		6		5.5		6	ns	1
Output data hold t	ime	tон	2		2		2.5	5 ns		2
CLK high pulse w	CLK high pulse width		2		2		2.5		ns	3
CLK low pulse wid	dth	tcL	2		2		2.5		ns	3
Input setup time		tss	2		2		2		ns	3
Input hold time	Input hold time		2		2		2		ns	3
CLK to output in Low-Z		tslz	0		0		0		ns	2
CLK to output in	CAS Latency =3	ta		6		5.5		6	20	
Hi-Z	CAS latency =2	- t sнz		6		5.5		6	ns	

^{*}All AC parameters are measured from half to half.

Note: 1. Parameters depend on programmed CAS latency.

- 2.If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf)=1ns.

 If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

		-5.5		.5		
Parameter		Symbol	Min	Max	Unit	Note
CLK to valid	CAS Latency =3	tsac		5.5	ns	4
output delay	CAS Latency =2	ISAC		5.5	115	4
Output data hold t	ime	tон	2		ns	4
CLK to output in Hi-Z	CAS Latency =3	t o		5.5	20	
	CAS Latency =2	tsHZ		5.5	ns	4

Note: 4. Special condition (Output Load ≤ 10 ohm+10 pF)

Publication Date: Mar. 2009 Revision: 1.2 **6/29**

MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA	A11~A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	RFU	RFU	W.B.L	Т	М	CA	S Late	псу	ВТ	Bu	rst Len	gth

	Test Mode			CAS	Laten	су	Bu	rst Type	Burst Length				
A8	A7	Type	A6	A5	A 4	Latency	А3	Туре	A2	A1	A0	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved
A9	A9 Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst 1 1 0 Reserved		1	1	0	Reserved	Reserved						
1	1 Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length: 256

Note: 1. RFU(Reserved for future use) should stay "0" during MRS cycle.

- 2. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
- 3. The full column burst (256 bit) is available only at sequential mode of burst type.

Publication Date: Mar. 2009 Revision: 1.2 **7/29**



Burst Length and Sequence

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
0	0,1	0,1
1	1,0	1,0

(Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

(Burst of Eight)

Starting Address	Sequential Addressing	Interleave Addressing
(column address A2-A0, binary)	Sequence (decimal)	Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 2Mx16 divice.

POWER UP SEQUENCE

- 1.Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5.Issue mode register set command to initialize the mode register.
- Cf.)Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

Publication Date: Mar. 2009 Revision: 1.2 **8/29**



SIMPLIFIED TRUTH TABLE

COMMAND			CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	ВА	A10/AP	A11 A9~A0	Note
Register	Mode Registe	er Set	Н	Х	L	L	L	L	Х		OP CO	DE	1,2
	Auto Refresh		- 11	Н					· ·		V		3
Refresh		Entry	Н	L	L	L	L	Η	Х		Х		3
rtoncon	Self Refresh	Exit		н	L	Н	Н	Η	X		Х		3
		⊏XIL	L	П	Η	Χ	X	Χ	^		^		3
Bank Active & Rov	v Addr.		Н	Х	L	Ш	Н	Ι	X	٧	Row A	ddress	
Read &	Auto Prechar	ge Disable	Н	Х	L	Н	L	Н	Х	V	L	Column Address	
Column Address	Auto Precharg	ge Enable									Н	(A0~A7)	
Write & Column	Auto Precharge Disable		Н	Х	L	Н	L	-	Х	V	L	Column	4
Address			''		_		_	-			Н	Address (A0~A7)	1 1 5
Burst Stop	•		Н	Х	L	Н	Н	L	Х		Х	,	6
Decelorate	Bank Selection	n		V				-	· ·	V	L	V	4
Precharge	Both Banks		Н	Х	L	L	Н	L	Х	Χ	Н	Х	4
Clask Cuspend on		Coston i	11		Н	Х	Х	Х	V				
Clock Suspend or Active Power Dow		Entry	Н	L	L	V	V	V	Х		Х		
Active Power Dow	/[]	Exit	L	Н	Χ	Х	Х	Х	Х				
	F.(.		Н		Η	Χ	Χ	Χ					
Precharge Power Down Mode Entry Exit		П	L	L	Н	Н	Н	X					
		E:4			Н	Х	Х	Χ	.,		Х		
EXIL			L	Н	L	V	V	V	Х				
DQM			Н			Х			V		Х		7
No Operation Con	nmand		H	Х	Н	X	X	X	Х		Х		


(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

Note:

- 1.OP Code: Operation Code
 - A0~ A11, BA: Program keys.(@MRS)
- 2.MRS can be issued only at both banks precharge state.
- A new command can be issued after 2 clock cycle of MRS. 3.Auto refresh functions are as same as CBR refresh of DRAM.
- The automatical precharge without row precharge command is meant by "Auto".
 - Auto / self refresh can be issued only at both banks idle state.
- 4.BA: Bank select address.
 - If "Low": at read, write, row active and precharge, bank A is selected.
 - If "High": at read, write, row active and precharge, bank B is selected.
 - If A10/AP is "High" at row precharge, BA ignored and both banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
 - Another bank read /write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6.Burst stop command is valid at every burst length.
- 7.DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: Mar. 2009 Revision: 1.2 9/29

Single Bit Read-Write-Read Cycle (Same Page) @CAS Latency=3, Burst Length=1



:Don't Care



*Note: 1. All inputs expect CKE & DQM can be don't care when $\overline{\text{CS}}$ is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

ВА	Active & Read/Write
0	Bank A
1	Bank B

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
	1	Disable auto precharge, leave bank B active at end of burst.
1	0	Enable auto precharge, precharge bank A at end of burst.
	1	Enable auto precharge, precharge bank B at end of burst.


4.A10/AP and BA control bank precharge when precharge command is asserted.

A10/AP	ВА	precharge
0	0	Bank A
0	1	Bank B
1	Χ	Both Banks

Publication Date: Mar. 2009 Revision: 1.2 11/29




Power Up Sequence



: Don't care

Read & Write Cycle at Same Bank @Burst Length = 4




*Note: 1.Minimum row cycle times is required to complete internal DRAM operation.

- 2.Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tshz) after the clock.
- 3.Access time from Row active command. tcc*(trcp +CAS latency-1)+tsac
- 4.Ouput will be Hi-Z after the end of burst.(1,2,4,8 bit burst)

 Burst can't end in Full Page Mode.

Publication Date: Mar. 2009 Revision: 1.2 13/29

Page Read & Write Cycle at Same Bank @ Burst Length=4




- *Note:1.To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
 - 2.Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
 - 3.DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Publication Date: Mar. 2009

Revision: 1.2 14/29

Page Read Cycle at Different Bank @ Burst Length=4




^{*}Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going dege.

2.To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Publication Date: Mar. 2009

Revision: 1.2 15/29

Page Write Cycle at Different Bank @Burst Length = 4




*Note: 1.To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2.To interrupt burst write by row precharge, both the write and the precharge banks must be the same.

Revision: 1.2 16/29


Read & Write Cycle at Different Bank @ Burst Length = 4



^{*}Note: 1.tcpl should be met to complete write.

Publication Date: Mar. 2009 Revision: 1.2 17/29


Read & Write Cycle with auto Precharge @ Burst Length =4



*Note: 1.tcpl Should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)

Publication Date: Mar. 2009 Revision: 1.2 **18/29**

Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4






*Note:1.DQM is needed to prevent bus contention.

Publication Date: Mar. 2009

Revision: 1.2 19/29

Read Interrupted by Precharge Command & Read Burst Stop Cycle @Burst Length =Full page



:Don't Care

*Note: 1.Burst can't end in full page mode, so auto precharge can't issue.

2. About the valid DQs after burst stop, it is same as the case of \overline{RAS} interrupt.

Both cases are illustrated above timing diagram. See the label 1,2 on them.


But at burst write, burst stop and \overline{RAS} interrupt should be compared carefully.

Refer the timing diagram of "Full page write burst stop cycle".

3. Burst stop is valid at every burst length.

Publication Date: Mar. 2009 Revision: 1.2 **20/29**

Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length =Full page



*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2.Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trade.


DQM at write interrupted by precharge command is needed to prevent invalid write.

Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.

Publication Date: Mar. 2009 Revision: 1.2 21/29

Burst Read Single bit Write Cycle @Burst Length=2



*Note:1.BRSW modes is enabled by setting A9 "High" at MRS(Mode Register Set).


At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated.

Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.

Publication Date: Mar. 2009 Revision: 1.2 22/29

Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4




: Don't care

*Note:1.Both banks should be in idle state prior to entering precharge power down mode.

2.CKE should be set high at least 1CLK+tss prior to Row active command.

3.Can not violate minimum refresh specification. (64ms)

Self Refresh Entry & Exit Cycle



: Don't care


*Note: TO ENTER SELF REFRESH MODE

- 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum tRC is required after CKE going high to complete self refresh exit.
- 7. 4K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.

Publication Date: Mar. 2009 Revision: 1.2 **24/29**



*Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE


*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2.Minimum 2 clock cycles should be met before new \overline{RAS} activation.
- 3.Please refer to Mode Register Set table.

Publication Date: Mar. 2009 Revision: 1.2 25/29

PACKING DIMENSIONS

54-LEAD TSOP(II) SDRAM (400mil) (1:3)




Symbol	Dime	nsion ii	n mm	Dime	nsion ir	n inch
	Min	Norm	Max	Min	Norm	Max
Α			1.20			0.047
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.25		0.45	0.010		0.018
b1	0.25	0.35	0.40	0.010	0.014	0.016
С	0.12		0.21	0.005		0.008
c1	0.10	0.127	0.16	0.004	0.005	0.006
D	22	2.22 BS	C	0.875 BSC		
Е	11	1.76 BS	C	0.	463 BS	SC
E1	10).16 BS	C	0.	400 BS	SC
L	0.40	0.40 0.50		0.016	0.020	0.024
L1	0.80 REF			0.	031 RE	F
е	0.80 BSC			0.	031 BS	SC
θ	0°		10°	0°		10°

Publication Date: Mar. 2009 Revision: 1.2 26/29

PACKING DIMENSIONS

54-BALL SDRAM (8x8 mm)



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
\mathbf{A}_1	0.20	0.25	0.30	0.008	0.010	0.012
A_2	0.61	0.66	0.71	0.024	0.026	0.028
Φ_{b}	0.30	0.35	0.40	0.012	0.014	0.016
D	7.90	8.00	8.10	0.311	0.315	0.319
Е	7.90	8.00	8.10	0.311	0.315	0.319
D_1		6.40			0.252	
E ₁		6.40			0.252	
е		0.80			0.031	

Controlling dimension : Millimeter.

Publication Date: Mar. 2009 Revision: 1.2 27/29



Revision History

Revision	Date	Description
0.1	2006.08.11	Original
0.2	2007.03.20	Add BGA package
0.3	2007.04.27	Rename BGA pin name (BA1 to NC; BA0 to BA) Modify DC Characteristics
0.4	2007.09.28	add speed –5 sepc.
1.0	2007.10.08	Delete "Preliminary"
1.1	2008.08.19	Move Revision History to the last Add -6 spec
1.2	2009.03.27	1.Add the specification of t _{REF} 2.Modify the description about self refresh operation 3.Add speed grade -5.5 and delete speed grade -5 4.Modify the specification of t _{RC} (min) for speed grade -6 5.Modify the test condition of I _{IL} 6.Correct typo error

Publication Date: Mar. 2009 Revision: 1.2 28/29

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Mar. 2009 Revision: 1.2 29/29