N-Channel Power MOSFET 620 V, 1.8 Ω

Features

- Low ON Resistance
- Low Gate Charge
- 100% Avalanche Tested
- These Devices are Pb-Free and RoHS Compliant

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	NDF	NDP	NDD	Unit
Drain-to-Source Voltage	V _{DSS}	620			V
Continuous Drain Current $R_{\theta JC}$	I _D	4.4 (Note 2)	4.4	4.1	Α
Continuous Drain Current $R_{\theta JC}$, $T_A = 100^{\circ}C$	I _D	2.8 (Note 2)	2.8	2.6	Α
Pulsed Drain Current, V _{GS} @ 10V	I _{DM}	18 (Note 2)	18	16	Α
Power Dissipation R _{θJC} (Note 1)	P _D	28	96	83	W
Gate-to-Source Voltage	V _{GS}	±30		V	
Single Pulse Avalanche Energy, I _D = 4.0 A	E _{AS}	120		mJ	
ESD (HBM) (JESD22-A114)	V _{esd}	3000			V
RMS Isolation Voltage (t = 0.3 sec., R.H. \leq 30%, T_A = 25°C) (Figure 14)	V _{ISO}	4500 – –		-	V
Peak Diode Recovery	dv/dt	4.5	(Note 3))	V/ns
Continuous Source Current (Body Diode)	I _S	4.0		Α	
Maximum Temperature for Soldering Leads, 0.063" (1.6 mm) from Case for 10 s Package Body for 10 s	T _L T _{PKG}	300 260		°C	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-5	55 to 150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface mounted on FR4 board using 1" sq. pad size (Cu area = 1.127 in sq [2 oz] including traces).
- 2. Limited by maximum junction temperature
- 3. $I_{SD} = 4.0 \text{ A}$, $di/dt \le 100 \text{ A}/\mu s$, $V_{DD} \le BV_{DSS}$, $T_J = +150 ^{\circ} C$




ON Semiconductor®

http://onsemi.com

V _{DSS}	R _{DS(ON)} (TYP) @ 2 A	
620 V	1.8 Ω	





TO-220FP TO-220AB IPAK DPAK CASE 221D CASE 221A CASE 369D CASE 369AA STYLE 1 STYLE 5 STYLE 2 STYLE 2

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

This document contains information on some products that are still under development. ON Semiconductor reserves the right to change or discontinue these products without notice.

THERMAL RESISTANCE

Parameter			Value	Unit
Junction-to-Case (Drain)	NDP04N62Z NDF04N62Z NDD04N62Z	$R_{ heta JC}$	1.3 4.4 1.5	°C/W
Junction-to-Ambient Steady State	(Note 4) NDP04N62Z (Note 4) NDF04N62Z (Note 1) NDD04N62Z (Note 4) NDD04N62Z-1	$R_{ hetaJA}$	50 50 38 80	


ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise noted)

Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						•	
Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA}$		BV _{DSS}	620			V
Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D = 1 mA		$\Delta BV_{DSS}/ \Delta T_{J}$		0.6		V/°C
Drain-to-Source Leakage Current	V _{DS} = 620 V, V _{GS} = 0 V	25°C 125°C	I _{DSS}			1 50	μΑ
Gate-to-Source Forward Leakage	V _{GS} = ±20 V		I _{GSS}			±10	μΑ
ON CHARACTERISTICS (Note 5)					•	1	
Static Drain-to-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 2.0 \text{ A}$	Ą	R _{DS(on)}		1.8	2.0	Ω
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 50 \mu A$	٩	V _{GS(th)}	3.0		4.5	V
Forward Transconductance	V _{DS} = 15 V, I _D = 2.0 A		9FS		3.3		S
OYNAMIC CHARACTERISTICS							
Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		C _{iss}		535		pF
Output Capacitance			C _{oss}		62		
Reverse Transfer Capacitance			C _{rss}		14		
Total Gate Charge			Qg		19		nC
Gate-to-Source Charge	$V_{DD} = 310 \text{ V}, I_D = 4.0 \text{ A}$	Α,	Q _{gs}		3.9		
Gate-to-Drain ("Miller") Charge	$V_{GS} = 10 \text{ V}$		Q _{gd}		10		
Plateau Voltage			V _{GP}		6.4		V
Gate Resistance			R _g		4.7		Ω
RESISTIVE SWITCHING CHARACTERI	STICS					•	
Turn-On Delay Time			t _{d(on)}		12		ns
Rise Time	V _{DD} = 310 V, I _D = 4.0 A	۹,	t _r		13		
Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{G} = 5 \Omega$	2	t _{d(off)}		25		7
Fall Time			t _f		14		
SOURCE-DRAIN DIODE CHARACTER	ISTICS (T _C = 25°C unless other	erwise not	ed)				
Diode Forward Voltage	I _S = 4.0 A, V _{GS} = 0 V		V_{SD}			1.6	V
Reverse Recovery Time	V _{GS} = 0 V, V _{DD} = 30 V	<i>/</i>	t _{rr}		285		ns
Reverse Recovery Charge	$I_S = 4.0 \text{ A}, \text{ di/dt} = 100 \text{ A}$	/μs	Q _{rr}		1.3		μС

^{4.} Insertion mounted

^{5.} Pulse Width \leq 380 $\mu s,$ Duty Cycle \leq 2%.

TYPICAL CHARACTERISTICS



V_{GS} (V) Figure 3. On-Resistance vs. Gate Voltage

7


8

9

1.5

5

6



10

1.5

0.5

Figure 5. On-Resistance Variation with **Temperature**

Figure 6. BVDSS Variation with Temperature

 $T_J = 25^{\circ}C$

8

 $T_J = -55^{\circ}C$

6

 $V_{GS} = 10 \text{ V}$

2

I_D, DRAIN CURRENT (A)

Figure 4. On-Resistance vs. Drain Current and

1.5

2.5

3

3.5

4

TYPICAL CHARACTERISTICS




Figure 7. Drain-to-Source Leakage Current vs. Voltage




Figure 8. Capacitance Variation




Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 10. Resistive Switching Time Variation vs. Gate Resistance




Figure 11. Diode Forward Voltage vs. Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area for NDF04N62Z

TYPICAL CHARACTERISTICS




Figure 13. Thermal Impedance for NDF04N62Z




Figure 14. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.


*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ORDERING INFORMATION

Order Number	Package	Shipping [†]
NDF04N62ZG	TO-220FP (Pb-Free)	50 Units / Rail
NDP04N62ZG	TO-220AB (Pb-Free)	50 Units / Rail (In Development)
NDD04N62Z-1G	IPAK (Pb-Free)	75 Units / Rail (In Development)
NDD04N62ZT4G	DPAK (Pb-Free)	2500 / Tape & Reel (In Development)

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MARKING DIAGRAMS




PACKAGE DIMENSIONS


TO-220 FULLPAK CASE 221D-03

ISSUE J



TO-220AB CASE 221A-09 **ISSUE AE**





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
 3. 221D-01 THRU 221D-02 OBSOLETE, NEW STANDARD 221D-03.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.617	0.635	15.67	16.12
В	0.392	0.419	9.96	10.63
С	0.177	0.193	4.50	4.90
D	0.024	0.039	0.60	1.00
F	0.116	0.129	2.95	3.28
G	0.100	0.100 BSC		BSC
Н	0.118	0.135	3.00	3.43
J	0.018	0.025	0.45	0.63
K	0.503	0.541	12.78	13.73
L	0.048	0.058	1.23	1.47
N	0.200	BSC	5.08 BSC	
Q	0.122	0.138	3.10	3.50
R	0.099	0.117	2.51	2.96
S	0.092	0.113	2.34	2.87
U	0.239	0.271	6.06	6.88

STYLE 1: PIN 1. GATE 2. DRAIN 3. SOURCE

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.014	0.025	0.36	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04


STYLE 5:


PIN 1. GATE 2. DRAIN

- 2. 3.
- SOURCE

PACKAGE DIMENSIONS

IPAK CASE 369D-01 **ISSUE B**






- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090	0.090 BSC		BSC	
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
7	0.155		3 03		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

PACKAGE DIMENSIONS

DPAK CASE 369AA-01 ISSUE A



NOTES:


- DIMENSIONING AND TOLERANCING
 PER ANSI Y14 5M 1982
- PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.025	0.035	0.63	0.89
E	0.018	0.024	0.46	0.61
F	0.030	0.045	0.77	1.14
Н	0.386	0.410	9.80	10.40
J	0.018	0.023	0.46	0.58
L	0.090 BSC		2.29	BSC
R	0.180	0.215	4.57	5.45
S	0.024	0.040	0.60	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2:

- PIN 1. GATE 2. DRAIN
 - 3. SOURCE
 - 4. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2173 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative