(240-Channel Common Driver with Internal LCD Timing Circuit)

HITACHI

Preliminary

Description

The HD66523 is a common driver for liquid crystal dot-matrix graphic display system. This device incorporates a 240 liquid crystal driver and an oscillator, and generates timing signals (line scanning signals and frame synchronizing signals) required for the liquid crystal display. It features a new LCD driving technique for better quality of display and low power dissipation. Combined with the HD66522, a 160-channel column driver with an internal RAM, the HD66523 is optimal for use in displays for portable information tools.

Features

- LCD timing generator: 1/200, 1/240 duty cycle timing are generated internally.
- Number of LCD drivers: 240
- Power supply voltage: 2.4V to 3.6V
- High voltage LCD drive circuit: ±20V
- LCD driving technique: Multi-line addressing for low power consumption.
- Programmable vertical retrace period: zero to 192 lines
- Low power consumption
- Internal display off function
- On-chip oscillator combined with external resistor and capacitor.
- Package: TCP

Pin Description

Classi- fication	Symbol	Pin Name	I/O	Number of pins	Functions		
Power supply	V _{cc}	V _{cc}	Power supply	2	V _{cc} –GND: logic power supply		
	GND	GND	Power supply	2	_		
	VLCD1, VLCD2	VLCD	Power supply	2	Power supply for LCD driving circuit		
	V_{EE1}, V_{EE2}	V _{EE}	Power supply	2	_		
	VRH1, VRH2	VRH	_	2	LCD drive level power supply		
	VM1, VM2	VM	_	2			
	VRL1, VRL2	VRL	_	2	_		
Control signals	M/S	Master/ Slave	1	1	Select master or slave mode.		
	DUTY	Duty	I	1	Selects the display duty cycle. Low level: 1/200 display duty ratio High level: 1/240 display duty ratio		
	BP4 to BP0	Blanking period	1	5	Set vertical retrace period		
	DOC	Display off control	I/O	1	Control the display-off function.		
	DISPOFF	Display off	I	1	Turn off the LCD. During display off, all LCD driver output VM level		
	SHL	Shift left	I	1	Pin SHL switches the shift direction of the scanning direction.		
	RESET	Reset	1	1	Reset the LSI internally.		
	CR, C, R	Oscillator	_	3	Oscillator with external resistor and capacitor		
	TEST1, TEST0	Test	I	2	Test pins, must be connected to GND.		
LCD timing	CL1	Clock 1	I/O	1	The bidirectional shift register shifts data at the falling edge of CL1. During master mode, this pin outputs a data transfer clock with a two times larger cycle than the internal oscillator (or the cycle of the external clock) with a duty of 50%. During slave mode, this pin inputs the external data transfer clock.		
	FLM	First line marker	I/O	1	During master mode, pin FLM outputs the first line marker signal. During slave mode, this pin inputs the external data first line marker signal.		
	FX1, FX0	Scanning function	I/O	2	Output scanning function signals during master mode. Input scanning function signals during slave mode.		
	BLANK	Blank	0	1	This pin shows vertical retrace period.		
LCD drive output	X1 to X240	X1 to X240	0	240	Select one from among three levels, VRH, VM and VRL.		

Table 1 M/S Signal Status

M/S	Mode	LCD Timing Generator	Status of CL1, FLM and DOC
Н	Master	1/200 or 1/240 duty cycle	Output
L	Slave	Stops	Input


Table 2 Retrace period

BP4	BP3	BP2	BP1	BP0	Horizontal Retrace Period Number of lines
0	0	0	0	0	0
0	0	0	0	1	6
0	0	0	1	0	12
0	0	0	1	1	18
0	0	1	0	0	24
0	0	1	0	1	30
0	0	1	1	0	36
0	0	1	1	1	42
0	1	0	0	0	48
0	1	0	0	1	54
0	1	0	1	0	60
0	1	0	1	1	66
0	1	1	0	0	72
0	1	1	0	1	78
0	1	1	1	0	84
0	1	1	1	1	90
1	0	0	0	0	96
1	0	0	0	1	102
1	0	0	1	0	108
1	0	0	1	1	114
1	0	1	0	0	120
1	0	1	0	1	126
1	0	1	1	0	132
1	0	1	1	1	138
1	1	0	0	0	145
1	1	0	0	1	150
1	1	0	1	0	156
1	1	0	1	1	162
1	1	1	0	0	168
1	1	1	0	1	174
1	1	1	1	0	180
1	1	1	1	1	186

Table 3 Shift Direction

SHL	DUTY	Shift Direction
Н	Н	$X240 \rightarrow X1$
	L	$X200 \rightarrow X1$
L	Н	$X1 \rightarrow X240$
	L	X1 → X200

Internal Block Diagram



- 1. CR Oscillator: The CR oscillator generates the HD66523 operation clock. During master mode, since the operation clock is needed, connect oscillation resistor R_r with oscillation capacitor C_r. When the external clock is used. Input external clock to pin CR and open pins C and R (Figure 1). When using the HD66523 during slave mode, the operation clock will not be needed; therefore, connect pin CR to V_{cc} and open pins C and R (Figure 2).
- 2. Liquid Crystal Timing Generator: The liquid crystal timing generator creates various signals for the LCD. During master mode ($M/\overline{S} = V_{cc}$), the generator operates the HD66523's internal circuitry as a common internal driver using the generated LCD signals. In addition, signals CL1, FLM and \overline{DOC} created by this generator can synchronously display data on a liquid crystal display by inputting them into the RAM-provided segment driver HD66522 used together with HD66523. During slave mode ($M/\overline{S} = GND$), this generator stops; the slave HD66523 operates based on signals CL1, \overline{DOC} and FLM generated by the master HD66523.




Figure 1 Oscillator Connection in Master Mode




Figure 2 Oscillator Connection in Slave Mode

- **3. Scanning Function Generator:** During master mode, this circuit generates the scanning function signals. During slave mode, this circuit stops working and FX1 and FX0 must be supplied from master HD66523.
- **4. Selector:** The selector generates signals which select two lines of LCD driver.
- **5. Decoder:** Outputs data according to scanning function signals and data.
- **6.** LCD driver: Outputs one of three levels according to outputs from decoder.

Internal Function Description

- Generation of Signals CL1 and FLM: Signal CL1 shifts the scanning signal of the common driver.
 It is a 50% duty-ratio clock that changes level synchronously with the rising edge of oscillator clock CR.
 - FLM is a clock signal that goes high once every frame. One frame consists of display lines, 240 lines if DUTY is high and 200 lines if DUTY is low, and vertical retrace period which is set with BP4 to BP0.
- 2. Auto Display-off Control: This functions prevents incorrect display after reset release. The display is turned off four frames following after reset release. In addition, the display off control signal shown in Figure 4 is output by pin DOC. This pin is connected to pin DISPOFF of the HD66522.




Figure 3 Generation of Signals CL1 and FLM




Figure 4 Automatic Display-off Control Function

Application Examples

Outline of HD66523 System Configuration

The HD66523 system configuration is outlined in Figure 5 and 6. Refer to the connection list (Table 4) for connection details.

- When a signal HD66523 is used to configure a small display (Figure 5)
- When two HD66523s are used to configure a large display (Figure 6)




Figure 5 System Configuration When Using a Single HD66523




Figure 6 System Configuration When Using a Two HD66523

Table 4 HD66523 Connection List

FX0 SHL X1 to X240	To FX1 and FX0 H COM1 to COM240 of HD66522 L COM240 to COM1	To FX1 and FX0 H COM1 to COM240 of HD66522, L COM240 to COM1	To FX1 and FX0 H COM241 to COM480 of HD66523 L COM480 to COM241	To FX1 and FX0 H COM1 to COM240 of HD66522 L COM240 to COM1	To FX1 and FX0 H COM1 to COM240 of HD66522, L COM240 to COM1	
		 ⊩				
000	of To <u>DISPOFF</u> 2 of HD66522				of To <u>DISPOFF</u> 2, of HD66522 3 To <u>DOC</u> of HD66523	
F N	of To FLM of 2 HD66522		l	of To FLM of	of To FLM of 2, HD66522, 3 HD66523	
2	r To CL1 of HD66522		- From CL1 of HD66523	- To CL1 of HD66522	- To CL1 of HD66522, HD66523	
· ·	γ. Ω	<u>م</u> م			1	
DISPOFF CR R	From R _f R controller _{Cf}	From R _f R controller C _f	エ	From External – controller Clock	From External – controller Clock	
RESET	From MPU or external reset circuit	From MPU or external reset circuit	From MPU or external reset circuit	From MPU or external reset circuit	From MPU or external reset circuit	
MS DUTY BP4 to BP0	Sets the number of lines for retrace period	Sets the number of lines for retrace period	Sets the number of lines for retrace period	Sets the number of lines for retrace period	Sets the number of lines for retrace period	n" sistor apacitor
n MS DUTY	I I	エ	E L	I I	I I	Notes: H = V _{CC} (Fixed) L = GND (Fixed) "—" means "open" R; Oscillation resistor C; Oscillarion capacitor
Connection	⋖	<u>α</u>	O	۵	ш	Sission Sissio

Example of System Configuration (1)

Figure 7 shows system configuration for a 240 * 160 dots LCD panel using segment driver HD66522 with internal bit-mapped RAM. All required functions can be prepared for liquid crystal display with just two LSIs except for liquid crystal display power supply circuit functions.




Figure 7 System Configuration (1)

Example of System Configuration (2)

Figure 8 shows a system configuration for a 240 * 320 dots LCD panel using segment driver HD66522 with internal bit-mapped RAM.




Figure 8 System Configuration (2)

Example of System Configuration (3)

Figure 9 shows a system configuration for a 320 * 480 dots LCD panel using segment driver HD66522 with internal bit-mapped RAM.




Figure 9 System Configuration (3)

LCD Drive Output

HD66523 outputs one of three levels, VRH, VM and VRL. VM is unselected level, VRH is high select level and VRL is low select level. Either VRH or VRL level is selected depending on the number of flames and lines. Output timings are showed in Figure 10 to 12.




Figure 10 LCD Drive Output Timing at 3n + 1's frame (n = 1, 2, 3, 1)




Figure 11 LCD Drive Output Timing at 3n + 2's frame (n = 1, 2, 3,)




Figure 12 LCD Drive Output Timing at 3n + 3's frame (n = 1, 2, 3,)

Power Supply Circuit

The example of power circuit is shown in Figure 13. When you want to change contrast, both levels, VRH and VRL must be changed.




Figure 13 Example of Power Supply Circuit

Absolute Maximum Ratings

Item		Symbol	Rating	Unit	Note
Power voltage Logic circuit		V _{cc}	-0.3 to + 7.0	V	1
	LCD drive circuit	VRH	-0.3 to +25.0	V	
		VRL	-20.0 to +0.3	V	
Input voltage (1)		VT1	–0.3 to V _{cc} +0.3	V	1, 2
Input voltage (2)		VT2	$V_{EE} - 0.3$ to VLCD + 0.3	V	1, 3
Operating temperature		T _{opr}	–20 to + 75	°C	
Storage temperature		T_{stg}	-40 to + 125	°C	

Notes: 1. The reference point is GND (0V)

- 2. Applies to pins M/ \overline{S} , DUTY, BP4 to BP0, \overline{DOC} , $\overline{DISPOFF}$, SHL, \overline{RESET} , CR, CL1, FLM, FX0 to FX1, and TEST1 to TEST0.
- Applies to pins VM1 and VM2.
 Supply the same voltage to pairs VRH1 and VRH2, VM1 and VM2, VRL1 and VRL2.
- 4. If the LSI is used beyond its absolute maximum rating, it may be permanently damaged. It should always be used within the limits of its electrical characteristics in order to prevent malfunction or unreliability.

Electrical Characteristics

DC Characteristics ($V_{\rm CC}$ = 2.4 to 3.6V, GND = 0V, VLCD = 18 to 23V, $V_{\rm EE}$ = -12 to -17V, Ta = -20 to +75°C)

Item	Symbol	Applicable Pins	min.	typ.	max.	Unit	Measurement Condition	Note s
Input high level voltage	V _{IH1}		$0.8 \times V_{cc}$	_	V _{cc}	V		1
Input low level voltage	V_{IL1}		0	_	$0.2 \times V_{cc}$	V		1
Output high level voltage	V_{OH}		$0.9 \times V_{cc}$	_	_	V	$I_{OH} = -50 \mu A$	2
Output low level voltage	V_{oL}		_	_	$0.1 \times V_{cc}$	V	$I_{OL} = 50 \mu A$	2
Input leakage current (1)	I _{IL1}		-2.5	_	2.5	μΑ	$VIN = V_{cc}$ to GND	1
Input leakage current (2)	I _{IL2}	VRH1, VRH2, VM1, VM2 VRL1, VRL2	- 25	_	25	μA	$VIN = VLCD \text{ to } V_{EE}$	1
Vi-Vj ON resistance	R _{on}	X1 to X240	_	1.0	2.0	kΩ	$I_{ON} = 100 \mu A$	3
Current consumption (1)	I _{MS}		_	_	T.B.D.	μA	Master mode 1/240 duty cycle, $C_r = 100 pF$ $R_i = 180 k\Omega$ $V_{cc} = 3.0 V$	4
Current consumption (2)	I _{SL}		_	_	T.B.D.	μΑ	Slave mode 1/240 duty cycle, $f_{CL} = 16.8 \text{ kHz},$ $V_{CC} = 3.0 \text{ V}$	4
Current consumption (3)	I _{LCD}	_	_	_	T.B.D.	μА	Master mode 1/240 duty cycle, $C_1 = 100 pF$ $R_2 = 180 k\Omega$ $V_{CC} = 3.0 V$ $VLCD = 23 V$ $V_{EE} = -17 V$	4

Notes: 1. Applied to input pins M/S, DUTY, BP4 to BP0, DISPOFF, SHL, RESET, TEST1, TEST0 and CR, and I/O pins, DOC, CL1 and FLM during input state.

- 2. Applied to output pins, FX1 and FX0, and I/O pins, DOC, CL1 and FLM, during output stagte.
- 3 Indicates the resistance between on pin from X1 to X240 and another pin from the V pins, VRH1/VRH2, VM1/VM2 and VRL1/VRL2, when load current is applied to the X pin; defined under the following conditions:

$$VRH = +23V$$
, $VRL = -17V$
 $VM = 1/2 * (VRH-VRL)$

4. Input and Output currents are excluded. When a CMOS input is floating, excess current flows from the power supply to the input circuit. To avoid this, ViH and ViL must be held to V_{cc} and GND levels, respectively.

Item	Symbol	min.	typ.	max.	Unit.	Measurement Condition	Notes
Operating frequency (1)	f _{opr1}	10	_	200	kHz	Master mode (External clock operation)	1
Operating frequency (2)	f _{opr2}	5		100	kHz	Slave mode frequency of CL1	2
Oscillation frequency	f _{osc}	30	36	42	kHz	$C_f = 100pF$ $R_f = 180k\Omega$	
External clock duty	Duty	45	50	55	%	Master mode	3
External clock rising time	t,	_	_	100	ns	Master mode	3
External clock falling time	t,	_	_	100	ns	Master mode	3

Notes: 1. External clock is supplied to CR pin during master mode, and C and R pins must be left open.

- 2. Applies to the clock which is supplied to CL1 during slave mode. CR must be connected to GND, and C and R pins must be left open.
- 3. Applies to the external clock which is supplied to CR during a master mode.




Figure 14 External Clock

AC Characteristic (V $_{\rm cc}$ = 2.4 to 3.6V, GND = 0V, Ta = –20 to 75 $^{\circ}C)$

No.	Item	Symbol	Applicable Pins	min.	max.	Units	Notes
(1)	CL1 high-level width	t _{cwн}	CL1	1.0	_	μs	1
(2)	CL1 low-level width	t _{cwL}	CL1	1.0	_	μs	1
(3)	CL1 rise time	t _r	CL1	_	100	ns	1
(4)	CL1 fall time	t _f	CL1	_	100	ns	1
(5)	FLM setup time	t _{FS}	FLM, CL1	2.0	_	μs	1
(6)	FLM hold time	t _{FH}	FLM, CL1	1.0	_	μs	1
(7)	CL1 delay time	t _{CL1}	CL1	1.0	_	μs	2
(8)	FLM delay time	t _{DFLM}	FLM	1.0	_	μs	2

Notes: 1. Applies during slave mode

2. Applies during master mode




Figure 15 Slave Mode Timing




Figure 16 Master Mode Timing