

Blackfin[®] Embedded Processor

Preliminary Technical Data

ADSP-BF542/BF544/BF547/BF548/BF549

FEATURES

Up to 600 MHz High-Performance Blackfin Processor Two 16-Bit MACs, Two 40-Bit ALUs, Four 8-Bit Video ALUs RISC-Like Register and Instruction Model

0.9 V to 1.3 V Core VDD with On-chip Voltage Regulation

2.5 V and 3.3 V-Tolerant I/O with Specific 5V-Tolerant Pins 400-ball Lead-Free mBGA and 360-ball Lead-Free pBGA pack-

age options.

MEMORY

Up to 324K bytes of on-chip memory comprised of:

Instruction SRAM/cache; instruction SRAM; data SRAM/cache; additional dedicated data SRAM; scratchpad SRAM (see Table 1 on Page 3 for available memory configurations

External Sync Memory Controller Supporting DDR/Mobile DDR SDRAM

External Async Memory Controller Supporting 8/16 bit Async Memories and Burst Flash Devices

NAND Flash Controller


Four Memory-to-Memory DMA pairs, two with ext. requests Memory Management Unit Providing Memory Protection Flexible Booting Options

Code Security with Lockbox[™] Secure Technology One-Time-Programmable (OTP) Memory

PERIPHERALS

High-Speed USB On-the-Go (OTG) with Integrated PHY **SD/SDIO Controller ATA/ATAPI-6** Controller Up to four Synchronous Serial Ports (SPORTs) Up to three Serial Peripheral Interfaces (SPI-Compatible) Up to four UARTs, two with Automatic Hardware Flow Control Up to two CAN (Controller Area Network) 2.0B Interfaces Up to two TWI (Two-Wire Interface) Controllers 8- or 16-Bit Asynchronous Host DMA Interface Multiple Enhanced Parallel Peripheral Interfaces (EPPIs), Supporting ITU-R BT.656 Video Formats and 18/24-bit LCD Connections Media Transceiver (MXVR) for connection to a MOST[®] Network Pixel Compositor for overlays, alpha blending, and color conversion Up to eleven 32-Bit Timers/Counters with PWM Support **Real-Time Clock (RTC) and Watchdog Timer** Up/Down Counter With Support for Rotary Encoder Up to 152 General Purpose I/O (GPIOs)

On-Chip PLL Capable of 0.5x to 64x Frequency Multiplication Debug/JTAG Interface



• Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.

Figure 1. ADSP-BF549 Functional Block Diagram

Rev. PrG

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106 U.S.A. Tel:781/329-4700 www.analog.com Fax:781/461-3113 © 2007 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

General Description 3
Low-Power Architecture 4
System Integration 4
ADSP-BF542/4/7/8/9 Processor Peripherals 4
Blackfin Processor Core 4
Memory Architecture 5
DMA Controllers 10
Real-Time Clock 11
Watchdog Timer 12
Timers 12
Up/Down Counter and Thumbwheel Interface 12
Serial Ports (SPORTs) 12
Serial Peripheral Interface (SPI) Ports 13
UART Ports (UARTs) 13
Controller Area Network (CAN) 13
TWI Controller Interface 14
Ports 14
Pixel Compositor (PIXC) 14
Enhanced Parallel Peripheral Interface (EPPI) 14
USB On-The-Go Dual-Role Device Controller 15
ATA/ATAPI-6 Interface 15
Keypad Interface 15
Secure Digital (SD)/SDIO Controller 15
Code Security 15
Media Transceiver Mac Layer (MXVR) 16

Preliminary Technical Data

Dynamic Power Management 16
Voltage Regulation 17
Clock Signals 17
Booting Modes 19
Instruction Set Description 22
Development Tools
Designing an Emulator-Compatible Processor Board (Target)
Related Documents 22
Pin Descriptions
Specifications
Operating Conditions
Electrical Characteristics
ESD Sensitivity
Absolute Maximum Ratings 35
Package Information
Timing Specifications
Power Dissipation
Test Conditions
Environmental Conditions 65
400-Ball CSP_BGA PACKAGE
360-Ball pBGA PACKAGE 73
Outline Dimensions 79
Surface Mount Design
Ordering Guide

REVISION HISTORY

Revision PrG: Corrections and additions to PrF:

• Addition of DDR and Mobile DDR Timing parameters.

GENERAL DESCRIPTION

The ADSP-BF542/4/7/8/9 processors are members of the Blackfin family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture.

Specific performance and memory configurations for ADSP-BF542/4/7/8/9 processors are shown in Table 1.

Processor Features			ADSP-BF548	ADSP-BF547	ADSP-BF544	ADSP-BF542
Lockbox [™] C	ode Security	1	1	1	1	1
SD/SDIO Co	ntroller	1	1	1	-	1
Pixel Compo	ositor	1	1	1	1	1
18- or 24-bi	t EPPI0 with LCD	1	1	1	1	-
16-bit EPPI1	, 8-bit EPPI2	1	1	1	1	1
Host DMA P	ort	1	1	1	1	-
NAND Flash	Controller	1	1	1	1	1
ATAPI		1	1	1	-	1
High Speed	1	1	1	_	1	
Keypad Inte	1	1	1	-	1	
MXVR	1	-	-	-	-	
CAN ports ¹	2	2	-	2	1	
TWI ports			2	2	2	1
SPI ports		3	3	3	2	2
UART ports		4	4	4	3	3
SPORTs		4	4	4	3	3
Up / Down	Counter	1	1	1	1	1
Timers		11	11	11	11	8
General-pu	rpose I/O pins	152	152	152	152	152
Memory	L1 Instruction SRAM/Cache	16	16	16	16	16
Configura-	L1 Instruction SRAM	48	48	48	48	48
tions	L1 Data SRAM/Cache	32	32	32	32	32
(K Bytes)	L1 Data SRAM	32	32	32	32	32
	L1 Scratchpad SRAM	4	4	4	4	4
	L1 ROM ²	64	64	64	64	64
	L2	128	128	128	64	-
	L3 Boot ROM ²	4	4	4	4	4
Maximum Core Instruction Rate (MHz)			600	600	533	600

Specific peripherals for ADSP-BF542/4/7/8/9 processors are shown in Table 2.

Table 2. ADSP-BF54x Specific Peripherals for Processors

Module	ADSP-BF549	ADSP-BF548	ADSP-BF547	ADSP-BF544	ADSP-BF542
EBIU (async)	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
NAND Flash Controller	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
ATAPI	\checkmark	\checkmark	\checkmark	-	\checkmark
Host DMA Port (HOSTDP)	\checkmark	\checkmark	\checkmark	\checkmark	-
SD/SDIO Controller	\checkmark	\checkmark	~	-	~
EPPIO	\checkmark	\checkmark	\checkmark	\checkmark	-
EPPI1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
EPPI2	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SPORT0	\checkmark	\checkmark	\checkmark	-	-
SPORT1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SPORT2	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SPORT3	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SPIO	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SPI1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SPI2	\checkmark	\checkmark	\checkmark	-	-
UART0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
UART1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
UART2	\checkmark	\checkmark	\checkmark	-	-
UART3	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
High Speed USB OTG	\checkmark	~	~	-	~
CAN0 ¹	\checkmark	\checkmark	-	\checkmark	~
CAN1 ¹	\checkmark	\checkmark	-	\checkmark	-
TWI0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
TWI1	\checkmark	\checkmark	~	\checkmark	-
Timer 0-7	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Timer 8-10	\checkmark	\checkmark	\checkmark	\checkmark	_
Up / Down Counter	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Keypad Interface	\checkmark	\checkmark	\checkmark	-	\checkmark
MXVR	\checkmark	-	-	-	-
GPIOs	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

¹ CAN on the ADSP-BF544 and ADSP-BF542 is only available on automotive grade devices.

¹Automotive Only.

² This ROM is not customer configurable.

The ADSP-BF542/4/7/8/9 processors are completely code and pin compatible. They differ only with respect to their performance, on-chip memory, and selection of I/O peripherals. Specific performance, memory, and feature configurations, are shown in Table 1.

By integrating a rich set of industry-leading system peripherals and memory, Blackfin processors are the platform of choice for next-generation applications that require RISC-like programmability, multimedia support and leading-edge signal processing in one integrated package.

LOW-POWER ARCHITECTURE

Blackfin processors provide world-class power management and performance. Blackfin processors are designed in a low power and low voltage design methodology and feature on-chip dynamic power management, the ability to vary both the voltage and frequency of operation to significantly lower overall power consumption. Varying the voltage and frequency can result in a substantial reduction in power consumption, compared with just varying the frequency of operation. This translates into longer battery life for portable appliances.

SYSTEM INTEGRATION

The ADSP-BF542/4/7/8/9 processors are highly integrated system-on-a-chip solutions for the next generation of embedded network connected applications. By combining industry-standard interfaces with a high performance signal processing core, users can develop cost-effective solutions quickly without the need for costly external components. The system peripherals include a high speed USB OTG (On-The-Go) controller with integrated PHY, CAN 2.0B controllers, TWI controllers, UART ports, SPI ports, serial ports (SPORTs), ATAPI controller, SD/SDIO controller, a real-time clock, a watchdog timer, LCD controller, and multiple enhanced parallel peripheral interfaces.

ADSP-BF542/4/7/8/9 PROCESSOR PERIPHERALS

The ADSP-BF542/4/7/8/9 processor contains a rich set of peripherals connected to the core via several high bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see Figure 1 on Page 1). The general-purpose peripherals include functions such as UARTs, SPI, TWI, timers with pulse width modulation (PWM) and pulse measurement capability, general purpose I/O pins, a real-time clock, and a watchdog timer. This set of functions satisfies a wide variety of typical system support needs and is augmented by the system expansion capabilities of the part. The ADSP-BF542/4/7/8/9 processor contains dedicated network communication modules and high-speed serial and parallel ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

All of the peripherals, except for general-purpose I/O, CAN, TWI, real-time clock, and timers, are supported by a flexible DMA structure. There are also separate memory DMA channels dedicated to data transfers between the processor's various memory spaces, including external DDR and asynchronous memory. Multiple on-chip buses running at up to 133 MHz provide enough bandwidth to keep the processor core running along with activity on all of the on-chip and external peripherals.

The ADSP-BF542/4/7/8/9 processor includes an on-chip voltage regulator in support of the ADSP-BF542/4/7/8/9 processor dynamic power management capability. The voltage regulator provides a range of core voltage levels when supplied from a single 2.70 V to 3.6 V input. The voltage regulator can be bypassed at the user's discretion.

BLACKFIN PROCESSOR CORE

As shown in Figure 2 on Page 5, the Blackfin processor core contains two 16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, four video ALUs, and a 40-bit shifter. The computation units process 8-bit, 16-bit, or 32-bit data from the register file.

The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant fields.

Each MAC can perform a 16-bit by 16-bit multiply in each cycle, accumulating the results into the 40-bit accumulators. Signed and unsigned formats, rounding, and saturation are supported.

The ALUs perform a traditional set of arithmetic and logical operations on 16-bit or 32-bit data. In addition, many special instructions are included to accelerate various signal processing tasks. These include bit operations such as field extract and population count, modulo 2³² multiply, divide primitives, saturation and rounding, and sign/exponent detection. The set of video instructions include byte alignment and packing operations, 16-bit and 8-bit adds with clipping, 8-bit average operations, and 8-bit subtract/absolute value/accumulate (SAA) operations. Also provided are the compare/select and vector search instructions.

For certain instructions, two 16-bit ALU operations can be performed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register). By also using the second ALU, quad 16-bit operations are possible.

The 40-bit shifter can perform shifts and rotates and is used to support normalization, field extract, and field deposit instructions.

The program sequencer controls the flow of instruction execution, including instruction alignment and decoding. For program flow control, the sequencer supports PC relative and indirect conditional jumps (with static branch prediction), and subroutine calls. Hardware is provided to support zero-overhead looping. The architecture is fully interlocked, meaning that the programmer need not manage the pipeline when executing instructions with data dependencies.

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory. It contains a multiported register file consisting of four sets of 32-bit index, modify,

length, and base registers (for circular buffering), and eight additional 32-bit pointer registers (for C-style indexed stack manipulation).

Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, the instruction memory holds instructions only. The two data memories hold data, and a dedicated scratchpad data memory stores stack and local variable information.

In addition, multiple L1 memory blocks are provided, offering a configurable mix of SRAM and cache. The memory management unit (MMU) provides memory protection for individual tasks that may be operating on the core and can protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

The Blackfin processor instruction set has been optimized so that 16-bit opcodes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit opcodes, representing fully featured multifunction instructions. Blackfin processors support a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin processor assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the C/C++ compiler, resulting in fast and efficient software implementations.




Figure 2. Blackfin Processor Core

MEMORY ARCHITECTURE

The ADSP-BF542/4/7/8/9 processor views memory as a single unified 4G byte address space, using 32-bit addresses. All

resources, including internal memory, external memory, and I/O control registers, occupy separate sections of this common address space. The memory portions of this address space are

arranged in a hierarchical structure to provide a good cost/performance balance of some very fast, low-latency on-chip memory as cache or SRAM, and larger, lower-cost and performance off-chip memory systems. See Figure 3 on Page 6.

The on-chip L1 memory system is the highest-performance memory available to the Blackfin processor. The off-chip memory system, accessed through the external bus interface unit (EBIU), provides expansion with flash memory, SRAM, and double-rate SDRAM (DDR1), optionally accessing up to 516M bytes of physical memory.

Most of the ADSP-BF542/4/7/8/9 processors also include an L2 SRAM memory array which provides up to 128K bytes of high speed SRAM operating at one half the frequency of the core, and slightly longer latency than the L1 memory banks (For information on L2 memory in each processor, see Table 1.) The L2 memory is a unified instruction and data memory and can hold any mixture of code and data required by the system design. The Blackfin cores share a dedicated low latency 64-bit wide data path port into the L2 SRAM memory.

The memory DMA controllers (DMAC1 and DMAC0) provides high-bandwidth data-movement capability. They can perform block transfers of code or data between the internal memory and the external memory spaces.

0xFFFF FFFF>	CORE MMR REGISTERS (2M BYTE)	I٦	
0xFFE0 0000	SYSTEM MMR REGISTERS (2M BYTE)	1	
0 xFFC0 0000	RESERVED		
0xFFB0 1000	SCRATCHPAD SRAM (4K BYTE)		
0xFFB0 0000►	RESERVED		
0 xFFA2 4000	L1 ROM (64K BYTE)		
0xFFA1 4000 —►	INSTRUCTION SRAM / CACHE (16K BYTE)		
0xFFA1 0000	RESERVED		٩
0xFFA0 C000►	INSTRUCTION BANK B SRAM (16K BYTE)		M Y
0 xFFA0 8000	INSTRUCTION BANK A SRAM (32K BYTE)		MOH
0xFFA0 0000	RESERVED	1	NTERNAL MEMORY MAP
0 xFF90 8000►	DATA BANK B SRAM/ CACHE (16K BYTE)		RNA
0 xFF90 4000 ──►	DATA BANK B SRAM(16K BYTE)		INTE
0 xFF90 0000	RESERVED		
0 xFF80 8000	DATA BANK A SRAM/ CACHE (16K BYTE)		
0 xFF80 4000 ──►	DATA BANK A SRAM (16K BYTE)		
0 xFF80 0000 ──►	RESERVED	11	
0x FEB2 0000	L2 SRAM (128K BYTE)	11	
0x FEB0 0000►	RESERVED		
0x EF00 1000>	BOOT ROM (4K BYTE)		
0x EF00 0000>	· ·	К	
0x 3000 0000			۵.
0x 2C00 0000	ASYNC MEMORY BANK 3 (64M BYTE)	$\left \right $	Y MA
0x 2800 0000>	ASYNC MEMORY BANK 2 (64M BYTE)	łl	A0R,
0x 2400 0000 —	ASYNC MEMORY BANK 1 (64M BYTE)		}₩
0x 2000 0000>	ASYNC MEMORY BANK 0 (64M BYTE)	11	INAL
TOP OF LAST		$\left \right $	EXTERNAL MEMORY MAP
	DDR1 MEM BANK 1 (8M BYTE 256M BYTE)	$\left\{ \right\}$	Û
0x 0000 0000 ─►	DDR1 MEM BANK 0 (8M BYTE 256M BYTE)	IJ	

Figure 3. ADSP-BF547BF548/BF549 Internal/External Memory Map¹

¹ This memory map applies to all ADSP-BF542/4/7/8/9 processors, except for L2 memory population. ADSP-BF544 includes 64K Byte of L2 memory: 0xFEB0 0000 - 0xFEB0 FFFF. ADSP-BF542 includes no L2 memory. See also Table 1.

Internal (On-Chip) Memory

The ADSP-BF542/4/7/8/9 processor has several blocks of onchip memory providing high-bandwidth access to the core.

The first block is the L1 instruction memory, consisting of 48K bytes SRAM, and also 16K bytes that can be configured as a four-way set-associative cache or SRAM. This memory is accessed at full processor speed.

The second on-chip memory block is the L1 data memory, consisting of 64K bytes SRAM, of which 32K bytes can be configured as a two-way set associative cache. This memory block is accessed at full processor speed.

The third memory block is a 4K byte scratchpad SRAM which runs at the same speed as the L1 memories, but is only accessible as data SRAM and cannot be configured as cache memory.

The fourth memory block is the factory programmed L1 instruction ROM, operating at full processor speed. This ROM is not customer configurable.

The fifth memory block is the L2 SRAM, providing 128K bytes of unified instruction and data memory, operating at one half the frequency of the core.

Finally, there is a 4K boot ROM connected as L3 memory. It operates at full SCLK rate.

External (Off-Chip) Memory

Through the External Bus Interface Unit (EBIU) the ADSP-BF542/4/7/8/9 processors provide glueless connectivity to external 16-bit wide memories, such as DDR SDRAM, Mobile DDR, SRAM, NOR flash, NAND flash, and FIFO devices. To provide the best performance, the bus system of the DDR interface is completely separate from the other parallel interfaces.

The DDR/Mobile DDR memory controller can gluelessly manage up to two banks of double-rate synchronous dynamic memory (DDR1 SDRAM). The 16-bit wide interface operates at SCLK frequency, enabling maximum throughput of 532 Mbyte/s. The DDR controller is augmented with a queuing mechanism that performs efficient bursts into the DDR. The controller is an industry standard DDR1 SDRAM controller with each bank supporting from 64 Mbit to 512 Mbit device sizes and 4-, 8-, or 16-bit widths. The controller supports up to 256 Mbytes per external bank. With 2 external banks, the controller supports up to 512 Mbytes total. Each bank is independently programmable and is contiguous with adjacent banks regardless of the sizes of the different banks or their placement.

Traditional 16-bit asynchronous memories, such as SRAM, EPROM, and flash devices, can be connected to one of the four 64 MByte asynchronous memory banks, represented by four memory select strobes. Alternatively, these strobes can function as bank-specific read or write strobes preventing further glue logic when connecting to asynchronous FIFO devices.

In addition, the external bus can connect to advanced flash device technologies, such as:

- Page-mode NOR flash devices
- Synchronous burst-mode NOR flash devices
- NAND flash devices

NAND Flash Controller (NFC)

The ADSP-BF542/4/7/8/9 provides a NAND Flash Controller (NFC) as part of the external bus interface. NAND flash devices provide high-density, low-cost memory. However, NAND flash devices also have long random access times, invalid blocks, and lower reliability over device lifetimes. Because of this, NAND flash is often used for read-only code storage. In this case, all DSP code can be stored in NAND flash and then transferred to a faster memory (such as DDR or SRAM) before execution.

Another common use of NAND flash is for storage of multimedia files or other large data segments. In this case, a software file system may be used to manage reading and writing of the NAND flash device. The file system selects memory segments for storage with the goal of avoiding bad blocks and equally distributing memory accesses across all address locations. Hardware features of the NFC include:

- Support for page program, page read, and block erase of NAND flash devices, with accesses aligned to page boundaries.
- Error checking and correction (ECC) hardware that facilitates error detection and correction.
- A single 8-bit or 16-bit external bus interface for commands, addresses and data.
- Support for SLC (single level cell) NAND flash devices unlimited in size, with page sizes of 256 and 512 bytes. Larger page sizes can be supported in software.
- Capability of releasing external bus interface pins during long accesses.
- Support for internal bus requests of 16 or 32 bits.
- DMA engine to transfer data between internal memory and NAND flash device.

One-time-Programmable Memory

The ADSP-BF542/4/7/8/9 has 64K bits of one-time programmable (OTP) non-volatile memory that can be programmed by the developer only one time. It includes the array and logic to support read access and programming. Additionally, its pages can be write protected.

OTP enables developers to store both public and private data on-chip. In addition to storing public and private key data for applications requiring security, it also allows developers to store completely user-definable data such as customer ID, product ID, MAC address, etc. Hence generic parts can be shipped which are then programmed and protected by the developer within this non-volatile memory.

I/O Memory Space

The ADSP-BF542/4/7/8/9 processors do not define a separate I/O space. All resources are mapped through the flat 32-bit address space. On-chip I/O devices have their control registers mapped into memory-mapped registers (MMRs) at addresses near the top of the 4G byte address space. These are separated into two smaller blocks, one which contains the control MMRs for all core functions, and the other which contains the registers needed for setup and control of the on-chip peripherals outside of the core. The MMRs are accessible only in supervisor mode and appear as reserved space to on-chip peripherals.

Booting

The ADSP-BF542/4/7/8/9 processor contains a small on-chip boot kernel, which configures the appropriate peripheral for booting. If the ADSP-BF542/4/7/8/9 processor is configured to

boot from boot ROM memory space, the processor starts executing from the on-chip boot ROM. For more information, see Booting Modes on Page 19.

Event Handling

The event controller on the ADSP-BF542/4/7/8/9 processor handles all asynchronous and synchronous events to the processor. The ADSP-BF542/4/7/8/9 processor provides event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that servicing of a higherpriority event takes precedence over servicing of a lower-priority event. The controller provides support for five different types of events:

- Emulation. An emulation event causes the processor to enter emulation mode, allowing command and control of the processor via the JTAG interface.
- Reset. This event resets the processor.
- Non-Maskable Interrupt (NMI). The NMI event can be generated by the software watchdog timer or by the NMI input signal to the processor. The NMI event is frequently used as a power-down indicator to initiate an orderly shutdown of the system.
- Exceptions. Events that occur synchronously to program flow (that is, the exception is taken before the instruction is allowed to complete). Conditions such as data alignment violations and undefined instructions cause exceptions.
- Interrupts. Events that occur asynchronously to program flow. They are caused by input pins, timers, and other peripherals, as well as by an explicit software instruction.

Each event type has an associated register to hold the return address and an associated return-from-event instruction. When an event is triggered, the state of the processor is saved on the supervisor stack.

The ADSP-BF542/4/7/8/9 processor event controller consists of two stages, the core event controller (CEC) and the system interrupt controller (SIC). The core event controller works with the system interrupt controller to prioritize and control all system events. Conceptually, interrupts from the peripherals enter into the SIC, and are then routed directly into the general-purpose interrupts of the CEC.

Core Event Controller (CEC)

The CEC supports nine general-purpose interrupts (IVG15–7), in addition to the dedicated interrupt and exception events. Of these general-purpose interrupts, the two lowest-priority interrupts (IVG15–14) are recommended to be reserved for software interrupt handlers, leaving seven prioritized interrupt inputs to support the peripherals of the ADSP-BF542/4/7/8/9 processor. Table 3 describes the inputs to the CEC, identifies their names in the event vector table (EVT), and lists their priorities.

System Interrupt Controller (SIC)

The system interrupt controller provides the mapping and routing of events from the many peripheral interrupt sources to the prioritized general-purpose interrupt inputs of the CEC.

Priority	Event Class	EVT Entry
(0 is Highest)		
0	Emulation/Test Control	EMU
1	Reset	RST
2	Non-Maskable Interrupt	NMI
3	Exception	EVX
4	Reserved	_
5	Hardware Error	IVHW
6	Core Timer	IVTMR
7	General Interrupt 7	IVG7
8	General Interrupt 8	IVG8
9	General Interrupt 9	IVG9
10	General Interrupt 10	IVG10
11	General Interrupt 11	IVG11
12	General Interrupt 12	IVG12
13	General Interrupt 13	IVG13
14	General Interrupt 14	IVG14
15	General Interrupt 15	IVG15

Table 3. Core Event Controller (CEC)

Although the ADSP-BF542/4/7/8/9 processor provides a default mapping, the user can alter the mappings and priorities of interrupt events by writing the appropriate values into the interrupt assignment registers (IAR). Table 4 describes the inputs into the SIC and the default mappings into the CEC.

Table 4. System Interrupt Controller (SIC)

Peripheral IRQ (IRQ) Source	IRQ ID	GP IRQ (at Reset)	Core IRQ ID
PLL Wakeup IRQ	0	IVG7	0
DMAC0 Status (generic)	1	IVG7	0
EPPI0 Error IRQ	2	IVG7	0
SPORT0 Error IRQ	3	IVG7	0
SPORT1 Error IRQ	4	IVG7	0
SPI0 Status IRQ	5	IVG7	0
UARTO Status IRQ	6	IVG7	0
Real-Time Clock IRQ	7	IVG8	1
DMA12 IRQ (EPPI0)	8	IVG8	1
DMA0 IRQ (SPORT0 RX)	9	IVG9	2
DMA1 IRQ (SPORT0 TX)	10	IVG9	2
DMA2 IRQ (SPORT1 RX)	11	IVG9	2
DMA3 IRQ (SPORT1 TX)	12	IVG9	2
DMA4 IRQ (SPI0)	13	IVG10	3
DMA6 IRQ (UARTO RX)	14	IVG10	3
DMA7 IRQ (UART0 TX)	15	IVG10	3
Timer 8 IRQ	16	IVG11	4
Timer 9 IRQ	17	IVG11	4

Peripheral IRQ (IRQ) Source		GP IRQ (at Reset)	Core IRQ ID
Timer 10 IRQ	18	IVG11	4
Pin IRQ 0 (PINT0)	19	IVG12	5
Pin IRQ 1 (PINT1)	20	IVG12	5
MDMA Stream 0 IRQ	21	IVG13	6
MDMA Stream 1 IRQ	22	IVG13	6
Software Watchdog Timer IRQ	23	IVG13	6
DMAC1 Status (generic)	24	IVG7	0
SPORT2 Error IRQ	25	IVG7	0
SPORT3 Error IRQ	26	IVG7	0
MXVR Synchronous Data IRQ	27	IVG7	0
SPI1 Status IRQ	28	IVG7	0
SPI2 Status IRQ	29	IVG7	0
UART1 Status IRQ	30	IVG7	0
UART2 Status IRQ	31	IVG7	0
CAN0 Status IRQ	32	IVG7	0
DMA18 IRQ (SPORT2 RX)	33	IVG9	2
DMA19 IRQ (SPORT2 TX)		IVG9	2
DMA20 IRQ (SPORT3 RX)	35	IVG9	2
DMA21 IRQ (SPORT3 TX)	36	IVG9	2
DMA13 IRQ (EPPI1)	37	IVG9	2
DMA14 IRQ (EPPI2, Host DMA)	38	IVG9	2
DMA5 IRQ (SPI1)	39	IVG10	3
DMA23 IRQ (SPI2)	40	IVG10	3
DMA8 IRQ (UART1 RX)	41	IVG10	3
DMA9 IRQ (UART1 TX)	42	IVG10	3
DMA10 IRQ (ATAPI RX)	43	IVG10	3
DMA11 IRQ (ATAPI TX)	44	IVG10	3
TWI0 IRQ	45	IVG11	4
TWI1 IRQ	46	IVG11	4
CAN0 Receive IRQ	47	IVG11	4
CAN0 Transmit IRQ	48	IVG11	4
MDMA Stream 2 IRQ	49	IVG13	6
MDMA Stream 3 IRQ	50	IVG13	6
MXVR Status IRQ	51	IVG11	4
MXVR Control Message IRQ	52	IVG11	4
MXVR Asynchronous Packet IRQ	53	IVG11	4
EPPI1 Error IRQ	54	IVG7	0
EPPI2 Error IRQ	55	IVG7	0
UART3 Status IRQ	56	IVG7	0

ADS	P-BI	-542	/4/7	/8/9
-----	------	------	------	------

Table 4.	System	Interrupt	Controller	(SIC)	(Continued)
----------	--------	-----------	------------	-------	-------------

Peripheral IRQ (IRQ) Source	IRQ ID	GP IRQ (at Reset)	Core IRQ ID
Host DMA Status	57	IVG7	0
Reserved	58	IVG7	0
Pixel Compositor (PIXC) Status IRQ	59	IVG7	0
NFC Status IRQ	60	IVG7	0
ATAPI Status IRQ	61	IVG7	0
CAN1 Status IRQ	62	IVG7	0
DMAR0 Block IRQ	63	IVG7	0
DMAR1 Block IRQ	63	IVG7	0
DMAR0 Overflow Error IRQ	63	IVG7	0
DMAR1 Overflow Error IRQ	63	IVG7	0
DMA15 IRQ (PIXC IN0)	64	IVG8	1
DMA16 IRQ (PIXC IN1)	65	IVG8	1
DMA17 IRQ (PIXC OUT)	66	IVG8	1
DMA22 IRQ (SDH/NFC)	67	IVG8	1
Counter (CNT) IRQ	68	IVG8	1
Keypad (KEY) IRQ	69	IVG8	1
CAN1 RX IRQ	70	IVG11	4
CAN1 TX IRQ	71	IVG11	4
SDH Mask 0 IRQ	72	IVG11	4
SDH Mask 1 IRQ	73	IVG11	4
Reserved	74	IVG11	4
USB_INTO IRQ	75	IVG11	4
USB_INT1 IRQ	76	IVG11	4
USB_INT2 IRQ	77	IVG11	4
USB_DMAINT IRQ	78	IVG11	4
OTPSEC IRQ	79	IVG11	4
Reserved	80	IVG11	4
Reserved	81	IVG11	4
Reserved	82	IVG11	4
Reserved	83	IVG11	4
Reserved	84	IVG11	4
Reserved	85	IVG11	4
Timer 0 IRQ	86	IVG11	4
Timer 1 IRQ	87	IVG11	4
Timer 2 IRQ	88	IVG11	4
Timer 3 IRQ	89	IVG11	4
Timer 4 IRQ	90	IVG11	4
Timer 5 IRQ	91	IVG11	4
Timer 6 IRQ	92	IVG11	4

Peripheral IRQ (IRQ) Source	IRQ ID	GP IRQ (at Reset)	Core IRQ ID
Timer 7 IRQ	93	IVG11	4
Pin IRQ 2 (PINT2)	94	IVG12	5
Pin IRQ 3 (PINT3)	95	IVG12	5

Table 4. System Interrupt Controller (SIC) (Continued)

Event Control

The ADSP-BF542/4/7/8/9 processor provides the user with a very flexible mechanism to control the processing of events. In the CEC, three registers are used to coordinate and control events. Each register is 16 bits wide:

- CEC interrupt latch register (ILAT). The ILAT register indicates when events have been latched. The appropriate bit is set when the processor has latched the event and cleared when the event has been accepted into the system. This register is updated automatically by the controller, but it may be written only when its corresponding IMASK bit is cleared.
- CEC interrupt mask register (IMASK). The IMASK register controls the masking and unmasking of individual events. When a bit is set in the IMASK register, that event is unmasked and is processed by the CEC when asserted. A cleared bit in the IMASK register masks the event, preventing the processor from servicing the event event though the event may be latched in the ILAT register. This register may be read or written while in supervisor mode. (Note that general-purpose interrupts can be globally enabled and disabled with the STI and CLI instructions, respectively.)
- CEC interrupt pending register (IPEND). The IPEND register keeps track of all nested events. A set bit in the IPEND register indicates the event is currently active or nested at some level. This register is updated automatically by the controller but may be read while in supervisor mode.

The SIC allows further control of event processing by providing three 32-bit interrupt control and status registers. Each register contains a bit corresponding to each of the peripheral interrupt events shown in Table 4 on Page 8.

- SIC interrupt mask register (SIC_IMASK). This register controls the masking and unmasking of each peripheral interrupt event. When a bit is set in the register, that peripheral event is unmasked and is processed by the system when asserted. A cleared bit in the register masks the peripheral event, preventing the processor from servicing the event.
- SIC interrupt status register (SIC_ISR). As multiple peripherals can be mapped to a single event, this register allows the software to determine which peripheral event source

triggered the interrupt. A set bit indicates the peripheral is asserting the interrupt, and a cleared bit indicates the peripheral is not asserting the event.

• SIC interrupt wakeup enable register (SIC_IWR). By enabling the corresponding bit in this register, a peripheral can be configured to wake up the processor, should the core be idled when the event is generated. (For more information, see Dynamic Power Management on Page 16.)

Because multiple interrupt sources can map to a single generalpurpose interrupt, multiple pulse assertions can occur simultaneously, before or during interrupt processing for an interrupt event already detected on this interrupt input. The IPEND register contents are monitored by the SIC as the interrupt acknowledgement.

The appropriate ILAT register bit is set when an interrupt rising edge is detected (detection requires two core clock cycles). The bit is cleared when the respective IPEND register bit is set. The IPEND bit indicates that the event has entered into the processor pipeline. At this point the CEC recognizes and queues the next rising edge event on the corresponding event input. The minimum latency from the rising edge transition of the generalpurpose interrupt to the IPEND output asserted is three core clock cycles; however, the latency can be much higher, depending on the activity within and the state of the processor.

DMA CONTROLLERS

ADSP-BF542/4/7/8/9 processors have multiple, independent DMA channels that support automated data transfers with minimal overhead for the processor core. DMA transfers can occur between the ADSP-BF542/4/7/8/9 processor's internal memories and any of its DMA-capable peripherals. Additionally, DMA transfers can be accomplished between any of the DMAcapable peripherals and external devices connected to the external memory interfaces, including DDR and asynchronous memory controllers.

While the USB controller and MXVR have their own dedicated DMA controllers, the other on-chip peripherals are managed by two centralized DMA controllers, called DMAC1 (32-bit) and DMAC0 (16-bit). Both operate in the SCLK domain. Each DMA controller manages twelve independent peripheral DMA channels, as well as 2 independent memory DMA streams. The DMAC1 controller masters high-bandwidth peripherals over a dedicated 32-bit DMA access bus (DAB32). Similarly, the DMAC0 controller masters most of serial interfaces over the 16-bit DAB16 bus. Individual DMA channels have fixed access priority on the DAB buses. DMA priority of peripherals is managed by flexible peripheral-to-DMA channel assignment.

All four DMA controllers use the same 32-bit DCB bus to exchange data with L1 memory. This includes L1 ROM, but excludes scratchpad memory. Fine granulation of L1 memory and special DMA buffers minimize potential memory conflicts, if the L1 memory is accessed by the core contemporaneously. Similarly, there are dedicated DMA buses between the DMAC1, DMAC0, and USB DMA controllers and the external bus interface unit (EBIU) that arbitrates DMA accesses to external memories and boot ROM.

The ADSP-BF542/4/7/8/9 processor DMA controllers support both 1-dimensional (1D) and 2-dimensional (2D) DMA transfers. DMA transfer initialization can be implemented from registers or from sets of parameters called descriptor blocks.

The 2D DMA capability supports arbitrary row and column sizes up to 64K elements by 64K elements, and arbitrary row and column step sizes up to ± 32 K elements. Furthermore, the column step size can be less than the row step size, allowing implementation of interleaved data streams. This feature is especially useful in video applications where data can be de-interleaved on the fly.

Examples of DMA types supported by the ADSP-BF542/4/7/8/9 processor DMA controller include:

- A single, linear buffer that stops upon completion
- A circular, auto-refreshing buffer that interrupts on each full or fractionally full buffer
- 1-D or 2-D DMA using a linked list of descriptors
- 2-D DMA using an array of descriptors, specifying only the base DMA address within a common page

In addition to the dedicated peripheral DMA channels, both the DMAC1 and the DMAC0 controllers feature two memory DMA channel pairs for transfers between the various memories of the ADSP-BF542/4/7/8/9 processor system. This enables transfers of blocks of data between any of the memories including external DDR, ROM, SRAM, and flash memory with minimal processor intervention. Like peripheral DMAs, memory DMA transfers can be controlled by a very flexible descriptor-based methodology or by a standard register-based autobuffer mechanism.

The memory DMA channels of the DMAC1 controller (MDMA2 and MDMA3) can be optionally controlled by the external DMA request input pins. When used in conjunction with the External Bus Interface Unit (EBIU), this so-called Handshaked Memory DMA (HMDMA) scheme can be used to efficiently exchange data with block-buffered or FIFO-style devices connected externally. Users can select whether the DMA request pins control the source or the destination side of the memory DMA. It allows control of the number of data transfers for memory DMA. The number of transfers per edge is programmable. This feature can be programmed to allow memory DMA to have an increased priority on the external bus relative to the core.

Host DMA Port Interface

The Host DMA port (HOSTDP) facilitates a host device external to the ADSP-BF542/4/7/8/9 to be a DMA master and transfer data back and forth. The host device always masters the transactions and the processor is always a DMA slave device.

The HOSTDP port is enabled through the peripheral access bus. Once the port has been enabled, the transaction are controlled by the external host. The external host programs standard DMA configuration words in order to send/receive data to any valid internal or external memory location. The Host DMA Port controller includes the following features:

- Allows an external master to configure DMA read/write data transfers and read port status
- Uses a flexible asynchronous memory protocol for its external interface
- Allows an 8- or 16-bit external data interface to the host device
- Supports half-duplex operation
- Supports Little/Big Endian data transfers
- Acknowledge mode allows flow control on host transactions
- Interrupt mode guarantees a burst of FIFO depth host transactions

REAL-TIME CLOCK

The ADSP-BF542/4/7/8/9 processor Real-Time Clock (RTC) provides a robust set of digital watch features, including current time, stopwatch, and alarm. The RTC is clocked by a 32.768 KHz crystal external to the ADSP-BF542/4/7/8/9 processors. The RTC peripheral has dedicated power supply pins so that it can remain powered up and clocked even when the rest of the processor is in a low-power state. The RTC provides several programmable interrupt options, including interrupt per second, minute, hour, or day clock ticks, interrupt on programmable stopwatch countdown, or interrupt at a programmed alarm time.


The 32.768 KHz input clock frequency is divided down to a 1 Hz signal by a prescaler. The counter function of the timer consists of four counters: a 60-second counter, a 60-minute counter, a 24-hour counter, and an 32,768-day counter.

When enabled, the alarm function generates an interrupt when the output of the timer matches the programmed value in the alarm control register. There are two alarms: The first alarm is for a time of day. The second alarm is for a day and time of that day.

The stopwatch function counts down from a programmed value, with one-second resolution. When the stopwatch is enabled and the counter underflows, an interrupt is generated.

Like the other peripherals, the RTC can wake up the ADSP-BF542/4/7/8/9 processor from sleep mode upon generation of any RTC wakeup event. Additionally, an RTC wakeup event can wake up the ADSP-BF542/4/7/8/9 processor from deep sleep mode, and wake up the on-chip internal voltage regulator from the hibernate operating mode.

Connect RTC pins RTXI and RTXO with external components as shown in Figure 4.



SUGGESTED COMPONENTS: ECLIPTEK EC38J (THROUGH-HOLE PACKAGE) EPSON MC405 12 PF LOAD (SURFACE MOUNT PACKAGE) C1 = 22 PF C2 = 22 PF R1 = 10 M Ω NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED I

NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1. CONTACT CRYSTAL MANUFACTURER FOR DETAILS. C1 AND C2 SPECIFICATIONS ASSUME BOARD TRACE CAPACITANCE OF 3 PF.



WATCHDOG TIMER

The ADSP-BF542/4/7/8/9 processor includes a 32-bit timer that can be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state through generation of a hardware reset, non-maskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software. The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error.

If configured to generate a hardware reset, the watchdog timer resets both the core and the ADSP-BF542/4/7/8/9 processor peripherals. After a reset, software can determine if the watchdog was the source of the hardware reset by interrogating a status bit in the watchdog timer control register.

The timer is clocked by the system clock (SCLK), at a maximum frequency of $f_{\mbox{\scriptsize SCLK}}$

TIMERS

There are up to two timer units in the ADSP-BF542/4/7/8/9 processors. One unit provides eight general-purpose programmable timers and the other unit provides three. Each timer has an external pin that can be configured either as a Pulse Width Modulator (PWM) or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input on the TMRx pins, an external clock TMRCLK input pin, or to the internal SCLK.

The timer units can be used in conjunction with the two UARTs and the CAN controller to measure the width of the pulses in the data stream to provide a software auto-baud detect function for the respective serial channels.

The timers can generate interrupts to the processor core providing periodic events for synchronization, either to the system clock or to a count of external signals.

In addition to the general-purpose programmable timers, another timer is also provided by the processor core. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generation of operating system periodic interrupts.

UP/DOWN COUNTER AND THUMBWHEEL INTERFACE

A 32-bit up/down counter is provided that can sense 2-bit quadrature or binary codes as typically emitted by industrial drives or manual thumb wheels. The counter can also operate in general-purpose up/down count modes. Then, count direction is either controlled by a level-sensitive input pin or by two edge detectors.

A third input can provide flexible zero marker support and can alternatively be used to input the push-button signal of thumb wheels. All three pins have a programmable debouncing circuit.

An internal signal forwarded to the timer unit enables one timer to measure the intervals between count events. Boundary registers enable auto-zero operation or simple system warning by interrupts when programmable count values are exceeded.

SERIAL PORTS (SPORTS)

The ADSP-BF542/4/7/8/9 processor incorporates up to four dual-channel synchronous serial ports (SPORT0, SPORT1, SPORT2, SPORT3) for serial and multiprocessor communications. The SPORTs support the following features:

- I²S capable operation.
- Bidirectional operation. Each SPORT has two sets of independent transmit and receive pins, enabling eight channels of I²S stereo audio.
- Buffered (8-deep) transmit and receive ports. Each port has a data register for transferring data words to and from other processor components and shift registers for shifting data in and out of the data registers.
- Clocking. Each transmit and receive port can either use an external serial clock or generate its own, in frequencies ranging from (f_{SCLK}/131,070) Hz to (f_{SCLK}/2) Hz.
- Word length. Each SPORT supports serial data words from 3 to 32 bits in length, transferred most-significant-bit first or least-significant-bit first.
- Framing. Each transmit and receive port can run with or without frame sync signals for each data word. Frame sync signals can be generated internally or externally, active high or low, and with either of two pulsewidths and early or late frame sync.

Preliminary Technical Data

ADSP-BF542/4/7/8/9

- Companding in hardware. Each SPORT can perform A-law or μ-law companding according to ITU recommendation G.711. Companding can be selected on the transmit and/or receive channel of the SPORT without additional latencies.
- DMA operations with single-cycle overhead. Each SPORT can automatically receive and transmit multiple buffers of memory data. The processor can link or chain sequences of DMA transfers between a SPORT and memory.
- Interrupts. Each transmit and receive port generates an interrupt upon completing the transfer of a data word or after transferring an entire data buffer or buffers through DMA.
- Multichannel capability. Each SPORT supports 128 channels out of a 1024-channel window and is compatible with the H.100, H.110, MVIP-90, and HMVIP standards.

SERIAL PERIPHERAL INTERFACE (SPI) PORTS

The ADSP-BF542/4/7/8/9 processor has up to three SPI-compatible ports that allow the processor to communicate with multiple SPI-compatible devices.

Each SPI port uses three pins for transferring data: two data pins (master output-slave input, MOSI, and master input-slave output, MISO) and a clock pin (serial clock, SCK). An SPI chip select input pin (SPISS) lets other SPI devices select the processor, and three SPI chip select output pins per SPI port let the processor select other SPI devices. The SPI select pins are reconfigured programmable flag pins. Using these pins, the SPI ports provide a full-duplex, synchronous serial interface, which supports both master/slave modes and multimaster environments.

The SPI port's baud rate and clock phase/polarities are programmable, and it has an integrated DMA controller, configurable to support transmit or receive data streams. The SPI's DMA controller can only service unidirectional accesses at any given time.

The SPI port's clock rate is calculated as:

$$SPI Clock Rate = \frac{f_{SCLK}}{2 \times SPI_Baud}$$

Where the 16-bit SPI_BAUD register contains a value of 2 to 65,535.

During transfers, the SPI port simultaneously transmits and receives by serially shifting data in and out on its two serial data lines. The serial clock line synchronizes the shifting and sampling of data on the two serial data lines.

UART PORTS (UARTS)

The ADSP-BF542/4/7/8/9 processor provides up to four fullduplex Universal Asynchronous Receiver/Transmitter (UART) ports. Each UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. A UART port includes support for 5 to 8 data bits, 1 or 2 stop bits, and none, even, or odd parity. Each UART port supports two modes of operation:

- PIO (programmed I/O). The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.
- DMA (Direct Memory Access). The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. Each UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates. Flexible interrupt timing options are available on the transmit side.

Each UART port's baud rate, serial data format, error code generation and status, and interrupts are programmable:

- Supporting bit rates ranging from (f_{SCLK} / 1,048,576) to (f_{SCLK}) bits per second.
- Supporting data formats from 7 to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

The UART port's clock rate is calculated as:

$$UART Clock Rate = \frac{f_{SCLK}}{16^{(1-EDBO)} \times UART Divisor}$$

Where the 16-bit UART Divisor comes from the UARTx_DLH register (most significant 8 bits) and UARTx_DLL register (least significant 8 bits, and EDBO is a bit in the UARTx_GCTL register).

In conjunction with the general-purpose timer functions, autobaud detection is supported.

UART1 and UART3 feature a pair of RTS (request to send) and CTS (clear to send) signals for hardware flow purposes. The transmitter hardware is automatically prevented from sending further data when the CTS input is de-asserted. The receiver can automatically de-assert its RTS output when the enhanced receive FIFO exceeds a certain high-water level. The capabilities of the UARTs are further extended with support for the Infrared Data Association (IrDA*) Serial Infrared Physical Layer Link Specification (SIR) protocol.

CONTROLLER AREA NETWORK (CAN)

The ADSP-BF542/4/9 processor offers up to two CAN controllers that are communication controllers that implement the Controller Area Network (CAN) 2.0B (active) protocol. This protocol is an asynchronous communications protocol used in both industrial and automotive control systems. The CAN protocol is well suited for control applications due to its capability to communicate reliably over a network since the protocol incorporates CRC checking message error tracking, and fault node confinement. CAN controllers are only available on the Automotive Grade versions for ADSP-BF542 and ADSP-BF544 processors. CAN is always available on the Industrial Grade ver-

sion of the ADSP-BF548 processor and the Automotive Grade version of the ADSP-BF549 processor since those only have one version each offered.

The ADSP-BF542/4/9 CAN controllers offer the following features:

- 32 mailboxes (8 receive only, 8 transmit only, 16 configurable for receive or transmit).
- Dedicated acceptance masks for each mailbox.
- · Additional data filtering on first two bytes.
- Support for both the standard (11-bit) and extended (29-bit) identifier (ID) message formats.
- Support for remote frames.
- Active or passive network support.
- CAN wakeup from hibernation mode (lowest static power consumption mode).
- Interrupts, including: TX complete, RX complete, error, global.

The electrical characteristics of each network connection are very demanding so the CAN interface is typically divided into two parts: a controller and a transceiver. This allows a single controller to support different drivers and CAN networks. The ADSP-BF542/4/9 CAN module represents only the controller part of the interface. The controller interface supports connection to 3.3V high-speed, fault-tolerant, single-wire transceivers.

TWI CONTROLLER INTERFACE

The ADSP-BF542/4/7/8/9 processor includes up to two Two Wire Interface (TWI) modules for providing a simple exchange method of control data between multiple devices. The modules are compatible with the widely used I²C bus standard. The TWI modules offer the capabilities of simultaneous Master and Slave operation, support for both 7-bit addressing and multimedia data arbitration. Each TWI interface uses two pins for transferring clock (SCL) and data (SDA) and supports the protocol at speeds up to 400k bits/sec. The TWI interface pins are compatible with 5 V logic levels.

Additionally, the ADSP-BF542/4/7/8/9 processor's TWI modules are fully compatible with Serial Camera Control Bus (SCCB) functionality for easier control of various CMOS camera sensor devices.

PORTS

Because of their rich set of peripherals, the ADSP-BF542/4/7/8/9 processors group the many peripheral signals to ten ports—referred to as Port A to Port J. Most ports contain 16 pins, a few have less. Many of the associated pins are shared by multiple signals. The ports function as multiplexer controls. Every port has its own set of memory-mapped registers to control port muxing and GPIO functionality.

General-Purpose I/O (GPIO)

Every pin in Port A to Port J can function as a GPIO pin resulting in a GPIO pin count of 154. While it is unlikely that all GPIOs will be used in an application as all pins have multiple functions, the richness of GPIO functionality guarantees unrestrictive pin usage. Every pin that is not used by any function can be configured in GPIO mode on an individual basis.

After reset, all pins are in GPIO mode by default. Neither GPIO output nor input drivers are active by default. Unused pins can be left unconnected, therefore. GPIO data and direction control registers provide flexible write-one-to-set and write-one-to-clear mechanisms so that independent software threads do not need to protect against each other because of expensive read-modify-write operations when accessing the same port.

Pin Interrupts

Due to its large number of port pins, the ADSP-BF542/4/7/8/9 processors introduce a new scheme to manage pin interrupts. Every port pin can request interrupts in either an edge-sensitive or a level-sensitive manner with programmable polarity. Interrupt functionality is decoupled from GPIO operation. Four system-level interrupt channels (INT0, INT1, INT2 and INT3) are reserved for this purpose. Each of these interrupt channels can manage up to 32 interrupt pins. The assignment from pin to interrupt is not performed at a pin by pin level. Rather, groups of eight pins (half ports) can be flexibly assigned to interrupt channels.

Every pin interrupt channel features a special set of 32-bit memory-mapped registers that enable half-port assignment and interrupt management. This not only includes masking, identification, and clearing of requests, it also enables access to the respective pin states and use of the interrupt latches regardless of whether the interrupt is masked or not. Most control registers feature multiple MMR address entries to write-one-to-set or write-one-to-clear them individually.

PIXEL COMPOSITOR (PIXC)

The pixel compositor (PIXC) provides image overlay with transparent-color support, alpha blending, and color space conversion capability for output to TFT-LCDs as well as NTSC/PAL video encoders. It provides all of the control to allow two data streams from two separate data buffers to be combined, blended, and converted into appropriate forms for both LCD panels and digital video outputs. The main image buffer provides the basic background image, which is presented in the data stream. The overlay image buffer allows the user to add multiple foreground text, graphics, or video objects on top of the main image or video data stream.

ENHANCED PARALLEL PERIPHERAL INTERFACE (EPPI)

The ADSP-BF542/4/7/8/9 processor provides up to three Enhanced Parallel Peripheral Interfaces (EPPIs), supporting data widths up to 24 bits wide. The EPPI supports direct connection to TFT LCD panels, parallel A/D and D/A converters, video encoders and decoders, image sensor modules and other general purpose peripherals. The following features are supported in the EPPI module.

- Programmable data length: 8, 10, 12, 14, 16, 18, and 24 bits per clock.
- Bi-directional and half-duplex port.
- Clock can be provided externally or can be generated internally.
- Various framed and non-framed operating modes. Frame syncs can be generated internally or can be supplied by an external device.
- Various general purpose modes with one frame syncs, two frame syncs, three frame syncs and zero frame sync modes for both receive and transmit directions.
- ITU-656 status word error detection and correction for ITU-656 Receive modes.
- ITU-656 preamble and status word decode.
- Three different modes for ITU-656 receive modes: active video only, vertical blanking only, and entire field mode.
- Horizontal and vertical windowing for GP 2 and 3 frame sync modes.
- Optional packing and unpacking of data to/from 32 bits from/to 8, 16 and 24 bits. If packing/unpacking is enabled, endianness can be changed to change the order of pack-ing/unpacking of bytes/words.
- Optional sign extension or zero fill for receive modes.
- During receive modes, alternate even or odd data samples can be filtered out.
- Programmable clipping of data values for 8-bit transmit modes.
- RGB888 can be converted to RGB666 or RGB565 for transmit modes.
- Various de-interleaving/interleaving modes for receiving/transmitting 4:2:2 YCrCb data.
- FIFO watermarks and urgent DMA features.
- Clock gating by an external device asserting the clock gating control signal.
- Configurable LCD Data Enable (DEN) output available on Frame Sync 3.

USB ON-THE-GO DUAL-ROLE DEVICE CONTROLLER

The USB OTG controller provides a low-cost connectivity solution for consumer mobile devices such as cell phones, digital still cameras and MP3 players, allowing these devices to transfer data using a point-to-point USB connection without the need for a PC host. The USBDRC module can operate in a traditional USB peripheral-only mode as well as the host mode presented in the On-The-Go (OTG) supplement [1] to the USB 2.0 Specification [2]. In host mode, the USB module supports transfers at high-speed (480Mbps), full-speed (12Mbps), and low-speed (1.5Mbps) rates. Peripheral-only mode supports the high- and full-speed transfer rates.

ATA/ATAPI-6 INTERFACE

The ATAPI interface connects to CD/DVD and HDD drives, and is ATAPI-6 compliant. The controller implements the peripheral I/O mode, the multi-DMA mode, and the Ultra DMA mode. The DMA modes enable faster data transfer and reduced host management. The ATAPI Controller supports PIO, Multi-DMA, and Ultra DMA ATAPI accesses. Key features include:

- Supports PIO modes 0,1,2,3,4
- Supports Multiword DMA modes 0,1,2
- Supports Ultra DMA modes 0,1,2,3,4,5 (up to UDMA 100)
- Programmable timing for ATA interface unit
- Supports CompactFlash Card using True IDE mode

KEYPAD INTERFACE

The keypad interface is a 16-pin interface module that is used to detect the key pressed in a 8x8 (maximum) keypad matrix. The size of the input keypad matrix is programmable. The interface is capable of filtering the bounce on the input pins, which is common in keypad applications. The width of the filtered bounce is programmable. The module is capable of generating an interrupt request to the core once it identifies that any key has been pressed.

The interface supports a press-release-press mode and infrastructure for a press-hold mode. The former mode identifies a press, release and press of a key as two consecutive presses of the same key whereas the later mode checks the input key's state in periodic intervals to determine the number of times the same key is meant to be pressed. It is possible to detect when multiple keys are pressed simultaneously, and to provide limited key resolution capability when this happens.

SECURE DIGITAL (SD)/SDIO CONTROLLER

The SD/SDIO controller is a serial interface that stores data at a data rate of up to 10M bytes per second using a 4-bit data line. The interface runs at 25 MHz.

The SD/SDIO controller supports the SD memory mode only. The interface supports all the power modes and performs error checking by CRC.

CODE SECURITY

An OTP/security system consisting of a blend of hardware and software provides customers with a flexible and rich set of code security features with Lockbox^{™1} secure technology. Key features include:

- OTP memory
- Unique chip ID
- Code authentication
- Secure mode of operation

¹Lockbox is a trademark of Analog Devices, Inc.

The security scheme is based upon the concept of authentication of digital signatures using standards-based algorithms and provides a secure processing environment in which to execute code and protect assets.

MEDIA TRANSCEIVER MAC LAYER (MXVR)

The ADSP-BF549 processor provides a Media Transceiver (MXVR) MAC layer, allowing the processor to be connected directly to a MOST^{®1} network through just an FOT or Electrical PHY.

The MXVR is fully compatible with the industry standard standalone MOST controller devices, supporting 22.579 Mbps or 24.576 Mbps data transfer. It offers faster lock times, greater jitter immunity, a sophisticated DMA scheme for data transfers, and the high-speed internal interface to the core and L1 memory allows the full bandwidth of the network to be utilized. The MXVR can operate as either the network master or as a network slave.

The MXVR supports synchronous data, asynchronous packets, and control messages using dedicated DMA channels which operate autonomously from the processor core moving data to and from L1 and/or L2 memory. Synchronous data is transferred to or from the synchronous data physical channels on the MOST bus through eight programmable DMA channels. The synchronous data DMA channels can operate in various modes including modes which trigger DMA operation when data patterns are detected in the receive data stream. Furthermore two DMA channels support asynchronous traffic and a further two support control message traffic.

Interrupts are generated when a user defined amount of synchronous data has been sent or received by the processor or when asynchronous packets or control messages have been sent or received.

The MXVR peripheral can wake up the ADSP-BF549 processor from sleep mode when a wakeup preamble is received over the network or based on any other MXVR interrupt event. Additionally, detection of network activity by the MXVR can be used to wake up the ADSP-BF549 processor from sleep mode or hibernate. These features allow the ADSP-BF549 to operate in a low-power state when there is no network activity or when data is not currently being received or transmitted by the MXVR.

The MXVR clock is provided through a dedicated external crystal or crystal oscillator. The frequency of external crystal or crystal oscillator can be 256Fs, 384Fs, 512Fs, or 1024Fs for Fs = 38kHz, 44.1kHz, or 48kHz. If using a crystal to provide the MXVR clock, use a parallel-resonant, fundamental mode, microprocessor-grade crystal.

DYNAMIC POWER MANAGEMENT

The ADSP-BF542/4/7/8/9 processor provides five operating modes, each with a different performance/power profile. In addition, dynamic power management provides the control functions to dynamically alter the processor core supply voltage, further reducing power dissipation. Control of clocking to each

of the ADSP-BF542/4/7/8/9 processor peripherals also reduces power consumption. See Table 5 for a summary of the power settings for each mode.

Full-On Operating Mode – Maximum Performance

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the power-up default execution state in which maximum performance can be achieved. The processor core and all enabled peripherals run at full speed.

Active Operating Mode – Moderate Power Savings

In the active mode, the PLL is enabled but bypassed. Because the PLL is bypassed, the processor's core clock (CCLK) and system clock (SCLK) run at the input clock (CLKIN) frequency. In this mode, the CLKIN to CCLK multiplier ratio can be changed, although the changes are not realized until the Full-On mode is entered. DMA access is available to appropriately configured L1 memories.

In the active mode, it is possible to disable the PLL through the PLL Control register (PLL_CTL). If disabled, the PLL must be re-enabled before transitioning to the full-on or sleep modes.

Table 5.Power Settings

Mode	PLL	PLL Bypassed	Core Clock (CCLK)	System Clock (SCLK)	Core Power
Full On	Enabled	No	Enabled	Enabled	On
Active	Enabled/ Disabled	Yes	Enabled	Enabled	On
Sleep	Enabled	-	Disabled	Enabled	On
Deep Sleep	Disabled	-	Disabled	Disabled	On
Hibernate	Disabled	-	Disabled	Disabled	Off

Sleep Operating Mode – High Dynamic Power Savings

The sleep mode reduces dynamic power dissipation by disabling the clock to the processor core (CCLK). The PLL and system clock (SCLK), however, continue to operate in this mode. Typically an external event or RTC activity will wake up the processor. When in the sleep mode, assertion of wakeup will cause the processor to sense the value of the BYPASS bit in the PLL control register (PLL_CTL). If BYPASS is disabled, the processor will transition to the full on mode. If BYPASS is enabled, the processor will transition to the active mode.

When in the sleep mode, system DMA access to L1 memory is not supported.

Deep Sleep Operating Mode – Maximum Dynamic Power Savings

The deep sleep mode maximizes dynamic power savings by disabling the clocks to the processor core (CCLK) and to all synchronous peripherals (SCLK). Asynchronous peripherals, such as the RTC, may still be running but will not be able to access internal resources or external memory. This powered-

¹MOST is a registered trademark of Standard Microsystems, Corp.

down mode can only be exited by assertion of the reset interrupt $(\overline{\text{RESET}})$ or by an asynchronous interrupt generated by the RTC. When in deep sleep mode, an RTC asynchronous interrupt causes the processor to transition to the active mode. Assertion of $\overline{\text{RESET}}$ while in deep sleep mode causes the processor to transition to the full on mode.

Hibernate State - Maximum Static Power Savings

The hibernate state maximizes static power savings by disabling the voltage and clocks to the processor core (CCLK) and to all the synchronous peripherals (SCLK). The internal voltage regulator for the processor can be shut off by writing b#00 to the FREQ bits of the VR_CTL register. This disables both CCLK and SCLK. Furthermore, it sets the internal power supply voltage (V_{DDINT}) to 0V to provide the greatest power savings mode. Any critical information stored internally (memory contents, register contents, etc.) must be written to a non-volatile storage device prior to removing power if the processor state is to be preserved.

Since V_{DDEXT} is still supplied in this mode, all of the external pins tri-state, unless otherwise specified. This allows other devices that may be connected to the processor to have power still applied without drawing unwanted current.

The internal supply regulator can be woken up by CAN, by the MXVR, by the keypad, by the up/down counter, by the USB, and by some GPIO pins. It can also be woken up by a real-time clock wakeup event or by asserting the RESET pin. Waking up from hibernate state initiates the hardware reset sequence.

With the exception of the VR_CTL and the RTC registers, all internal registers and memories lose their content in hibernate state. State variables may be held in external SRAM or SDRAM.

Power Savings


As shown in Table 6, the ADSP-BF542/4/7/8/9 processor supports different power domains. The use of multiple power domains maximizes flexibility, while maintaining compliance with industry standards and conventions. By isolating the internal logic of the ADSP-BF542/4/7/8/9 processor into its own power domain, separate from the RTC and other I/O, the processor can take advantage of dynamic power management, without affecting the RTC or other I/O devices. There are no sequencing requirements for the various power domains.

Table 6. Power Domains

Power Domain	VDD Range
All internal logic, except RTC, DDR, and USB	V _{DDINT}
RTC internal logic and crystal I/O	V _{DDRTC}
DDR external memory supply	V _{DDDDR}
USB internal logic and crystal I/O	V _{DDUSB}
Internal voltage regulator	V _{DDVR}
MXVR PLL and logic	V _{DDMP}
All other I/O	V _{DDEXT}

VOLTAGE REGULATION

The ADSP-BF542/4/7/8/9 processor provides an on-chip voltage regulator that can generate processor core voltage levels from an external supply. (Note specifications as indicated in Operating Conditions on Page 32.) Figure 5 shows the typical external components required to complete the power management system. The regulator controls the internal logic voltage levels and is programmable with the voltage regulator control register (VR_CTL) in increments of 50 mV. To reduce standby power consumption, the internal voltage regulator can be programmed to remove power to the processor core while keeping I/O power supplied. While in hibernate mode, V_{DDEXT}, V_{DDRTC}, V_{DDDDR}, V_{DDUSB}, and V_{DDVR} can still be applied, eliminating the need for external buffers. The voltage regulator can be activated from this power down state by assertion of the RESET pin, which will then initiate a boot sequence. The regulator can also be disabled and bypassed at the user's discretion. For additional information, see "Switching Regulator Design Considerations for the ASDP-BF533 Blackfin Processors" (EE-228).





CLOCK SIGNALS

The ADSP-BF542/4/7/8/9 processor can be clocked by an external crystal, a sine wave input, or a buffered, shaped clock derived from an external clock oscillator.


If an external clock is used, it should be a TTL compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's CLKIN pin. When an external clock is used, the XTAL pin must be left unconnected.


Alternatively, because the ADSP-BF542/4/7/8/9 processor includes an on-chip oscillator circuit, an external crystal may be used. For fundamental frequency operation, use the circuit

shown in Figure 6. A parallel-resonant, fundamental frequency, microprocessor-grade crystal is connected across the CLKIN and XTAL pins. The on-chip resistance between CLKIN and the XTAL pin is in the 500 k Ω range. Further parallel resistors are typically not recommended. The two capacitors and the series resistor shown in Figure 6 fine tune phase and amplitude of the sine frequency.

The capacitor and resistor values shown in Figure 6 are typical values only. The capacitor values are dependent upon the crystal manufacturers' load capacitance recommendations and the PCB physical layout. The resistor value depends on the drive level specified by the crystal manufacturer. System designs should verify the customized values based on careful investigations on multiple devices over temperature range.

voltages V_{DDINT} and V_{DDEXT} , the VCO is always permitted to run up to the frequency specified by the part's speed grade. The CLKOUT pin reflects the SCLK frequency to the off-chip world. It functions as reference for many timing specifications. While inactive by default, it can be enabled using the EBIU_SDGCTL and EBIU_AMGCTL registers.





All on-chip peripherals are clocked by the system clock (SCLK). The system clock frequency is programmable by means of the SSEL3–0 bits of the PLL_DIV register. The values programmed into the SSEL fields define a divide ratio between the PLL output (VCO) and the system clock. SCLK divider values are two through 15. Table 7 illustrates typical system clock ratios. The default ratio is 4.

Table 7. Example System Clock Ratios

Signal Name	Divider Ratio	Example Frequ (MHz)	uency Ratios
SSEL3-0	VCO/SCLK	vco	SCLK
0010	2:1	200	100
0110	6:1	300	50
1010	10:1	500	50

Note that the divisor ratio must be chosen to limit the system clock frequency to its maximum of f_{SCLK} . The SSEL value can be changed dynamically without any PLL lock latencies by writing the appropriate values to the PLL divisor register (PLL_DIV).

The core clock (CCLK) frequency can also be dynamically changed by means of the CSEL1–0 bits of the PLL_DIV register. Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in Table 8. The default ratio is 1. This programmable core clock capability is useful for fast core frequency modifications.




Figure 6. External Crystal Connections

A third-overtone crystal can be used at frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone, by adding a tuned inductor circuit as shown in Figure 6. A design procedure for third-overtone operation is discussed in detail in application note EE-168.

The Blackfin core runs at a different clock rate than the on-chip peripherals. As shown in Figure 7 on Page 18, the core clock (CCLK) and system peripheral clock (SCLK) are derived from the input clock (CLKIN) signal. An on-chip PLL is capable of multiplying the CLKIN signal by a programmable $0.5 \times$ to $64 \times$ multiplication factor (bounded by specified minimum and maximum VCO frequencies). The default multiplier is $8 \times$, but it can be modified by a software instruction sequence. On-the-fly frequency changes can be effected by simply writing

On-the-fly CCLK and SCLK frequency changes can be effected by simply writing to the PLL_DIV register. Whereas the maximum allowed CCLK and SCLK rates depend on the applied

to the PLL_DIV register.

The maximum CCLK frequency not only depends on the part's speed grade, it also depends on the applied V_{DDINT} voltage. See Table 16 through Table 18 for details.

Table 8. Core Clock Ratios

Signal Name CSEL1–0	Divider Ratio VCO/CCLK	Example Frequency Rati (MHz)	
		VCO	CCLK
00	1:1	300	300
01	2:1	300	150
10	4:1	500	125
11	8:1	200	25

BOOTING MODES

The ADSP-BF542/4/7/8/9 processor has many mechanisms (listed in Table 9) for automatically loading internal and external memory after a reset. The boot mode is defined by four BMODE input pins dedicated to this purpose. There are two categories of boot modes: In master boot modes the processor actively loads data from parallel or serial memories. In slave boot modes the processor receives data from an external host devices.

Table 9. Booting Modes

BMODE3-0	Description
0000	Idle–no boot
0001	Boot from 8- or 16-bit external flash memory
0010	Boot from 16-bit asynchronous FIFO
0011	Boot from serial SPI memory (EEPROM or flash)
0100	Boot from SPI host device
0101	Boot from serial TWI memory (EEPROM/flash)
0110	Boot from TWI host
0111	Boot from UART host
1000	Reserved
1001	Reserved
1010	Boot from (DDR) SDRAM
1011	Boot from OTP memory
1100	Reserved
1101	Boot from 8- or 16-bit NAND flash memory via NFC
1110	Boot from 16-Bit Host DMA
1111	Boot from 8-Bit Host DMA

The boot modes listed in Table 9 provide a number of mechanisms for automatically loading the processor's internal and external memories after a reset. By default all boot modes use the slowest meaningful configuration settings. Default settings can be altered via the initialization code feature at boot time or by proper OTP programming at pre-boot time. The BMODE pins of the reset configuration register, sampled during poweron resets and software-initiated resets, implement the following modes:

- Idle-no boot mode (BMODE=0x0) In this mode, the processor goes into idle. The idle boot mode helps to recover from illegal operating modes, in the case the user misconfigured the OTP memory.
- Boot from 8- or 16-bit external flash memory (BMODE=0x1) — In this mode, the boot kernel loads the first block header from address 0x2000 0000 and—depending on instructions containing in the header—the boot kernel performs 8-bit or 16-bit boot or starts program execution at the address provided by the header. By default, all configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).

The ARDY is not enabled by default. It can however, be enabled by OTP programming. Similarly, all interface behavior and timings can customized up by OTP programming. This includes activation of burst-mode or pagemode operation. In this mode, all signals belonging to the asynchronous interface are enabled at port muxing level.

- Boot from 16-bit asynchronous FIFO (BMODE=0x2) In this mode, the boot kernel starts booting from address 0x2030 0000. Every 16-bit word that boot kernel has to read from the FIFO must be requested by an low pulse on the DMAR1 pin.
- Boot from serial SPI memory, EEPROM or flash (BMODE=0x3) — Eight-, 16-, 24- or 32-bit addressable devices are supported. (internal note: no special support for DataFlashes, as they understand now also standard SPI protocol). The processor uses the PE4 GPIO pin to select a single SPI EEPROM/flash device, submits a read command and successive address bytes (0x00) until a valid 8-, 16-, 24-, or 32-bit addressable device is detected. Pull-up resistors are required on the SSEL and MISO pins. By default, a value of 0x85 is written to the SPI_BAUD register.
- Boot from SPI host device (BMODE=0x4) The processor operates in SPI slave mode (using SPI0) and is configured to receive the bytes of the.LDR file from an SPI host (master) agent. In the host, the HWAIT signal must be interrogated by the host before every transmitted byte. A pull-up resistor is required on the SPISS input. A pull-down on the serial clock may improve signal quality and booting robustness.
- Boot from serial TWI memory, EEPROM/flash (BMODE=0x5) — The processor operates in master mode (using TWI0) and selects the TWI slave with the unique id 0xA0. The processor submits successive read commands to the memory device starting at two byte internal address 0x0000 and begins clocking data into the processor. The TWI memory device should comply with Philips I²C Bus Specification version 2.1 and have the capability to autoincrement its internal address counter such that the contents of the memory device can be read sequentially. By default, a prescale value of 0xA and CLKDIV value of

0x0811 is used. Unless, altered by OTP settings an I²C memory that takes two address bytes is assumed. Development tools ensure that data that is booted to memories that cannot be accessed by the Blackfin core is written to intermediate storage place and then copied to final destination via Memory DMA.

- Boot from TWI host (BMODE=0x6) The TWI host agent selects the slave with the unique id 0x5F. The processor (using TWI0) replies with an acknowledgement and the host can then download the boot stream. The TWI host agent should comply with Philips I²C Bus Specification version 2.1. An I²C multiplexer can be used to select one processor at a time when booting multiple processors from a single TWI.
- Boot from UART host (BMODE=0x7) In this mode, the processor uses UART1 as booting source. Using an autobaud handshake sequence, a boot-stream-formatted program is downloaded by the host. The host agent selects a bit rate within the UART's clocking capabilities.

When performing the autobaud, the UART expects a "@" (0x40) character (eight bits data, one start bit, one stop bit, no parity bit) on the RXD pin to determine the bit rate. It then replies with an acknowledgement which is composed of 4 bytes: 0xBF, the value of UART_DLL, the value of UART_DLH, 0x00. The host can then download the boot stream. The processor deasserts the RTS output to hold off the host; CTS functionality is not enabled at boot time.

- Boot from (DDR) SDRAM (BMODE=0xA) In this mode, the boot kernel starts booting from address 0x0000 0010. This is a warm boot scenario only. The SDRAM is expected to contain a valid boot stream and the SDRAM controller must have been configured by the OTP settings.
- Boot from 8-bit and 16-bit external NAND flash memory (BMODE=0xD) - In this mode, auto detection of the NAND flash device is performed. The processor configures PORTJ GPIO pins PJ1 and PJ2 to enable the NAND CE and NAND RB signals respectively. For correct device operation pull-up resistors are required on both CE (PJ1) and RB (PJ2) signals. By default a value of 0x0033 is written to the NFC_CTL register. The booting procedure always starts by booting from byte 0 of block 0 of the NAND flash device.

NAND flash boot supports the following features:

- Device Auto Detection.
- Error Detection & Correction for maximum reliability.
- No boot stream size limitation.
- Peripheral DMA via channel 22 providing efficient transfer of all data (excluding the ECC parity data).
- Software configurable boot mode for booting from boot streams expanding multiple blocks including bad blocks.
- Software configurable boot mode for booting from multiple copies of the boot stream allowing for handling of bad blocks and uncorrectable errors.
- Configurable timing via OTP memory.

Small page NAND flash devices must have a 512 byte page size, 32 pages per block, a 16 byte spare area size and a bus configuration of 8 bits. By default all read requests from the NAND flash are followed by 4 address cycles. If the NAND flash device requires only 3 address cycles the device must be capable of ignoring the additional address cycles.

The small page NAND flash device must comply with the following command set:

Reset: 0xFF

Read lower half of page: 0x00

Read upper half of page: 0x01

Read spare area: 0x50

For large page NAND flash devices the 4 byte electronic signature is read in order to configure the kernel for booting, this allows support for multiple large page devices. Byte 4 of the electronic signature must comply with the following specification in Table 10 on page 21.

Any configuration from Table 10 that also complies with the command set listed below is directly supported by the boot kernel. There are no restrictions on the page size or block size as imposed by the small page boot kernel.

Large page devices must support the following command set:

Reset: 0xFF

Read Electronic Signature: 0x90

Read: 0x00, 0x30 (confirm command)

Large page devices must not support or react to NAND flash command 0x50. This is a small page NAND flash command used for device auto detection.

By default the boot kernel will always issue 5 address cycles, therefore if a large page device requires only 4 cycles, the device must be capable of ignoring the additional address cycles.

16-bit NAND flash memory devices must only support the issuing of command and address cycles via the lower 8 bits of the data bus. Devices that make use of the full 16-bit bus for command and address cycles are not supported.

Page Size (excluding spare area)	D1:D0	00	1KBytes
		01	2KBytes
		10	4KBytes
		11	8KBytes
Spare Area Size	D2	0	8Bytes / 512Bytes
		1	16Bytes / 512Bytes
Block Size (excluding	D5:4	00	64KBytes
spare area)		01	128 kBytes
		10	256KBytes
		11	512KBytes
Bus width	D6	0 x8	x8
		1	x16
Not Used for configuration	D3, D7		

- Boot from OTP memory (BMODE=0xB) This provides a stand-alone booting method. The boot stream is loaded from on-chip OTP memory. By default the boot stream is expected to start from OTP page 0x40 on and can occupy all public OTP memory up to page 0xDF. This is 2560 bytes. Since the start page is programmable the maximum size of the boot stream can be extended to 3072 bytes.
- Boot from 16-Bit Host DMA (BMODE=0xE) In this mode, the host DMA port is configured in 16-bit Acknowledge mode, little endian. Unlike in other modes, here the host is responsible for interpreting the boot stream. It writes data block per data block into the Host DMA port. Before configuring the DMA settings for each block, the host may either poll the ALLOW_CONFIG bit in HOST_STATUS or wait to be interrupted by the HWAIT signal. When using HWAIT, the host must still check ALLOW_CONFIG at least once before beginning to configure the Host DMA Port. After completing the configuration the host is required to poll the READY bit in HOST_STATUS before beginning to transfer data. When the host sends an HIRQ control command, the boot kernel issues a CALL instruction to 0xFFA0 0000 address. It is the host's responsibility to ensure valid code has been placed at this address. The routine at 0xFFA0 0000 can be a simple initialization routine to configure internal resources, such

as the SDRAM controller, then returns using an RTS instruction. The routine may also by the final application

which will never return to the boot kernel.

Boot from 8-Bit Host DMA (BMODE=0xF) — In this mode, the Host DMA port is configured in 8-bit interrupt mode, little endian. Unlike in other modes, here the host is responsible for interpreting the boot stream. It writes data block per data block into the Host DMA port. Before configuring the DMA settings for each block, the host may either poll the ALLOW_CONFIG bit in HOST_STATUS or wait to be interrupted by the HWAIT signal. When using HWAIT, the host must still check ALLOW_CONFIG at least once before beginning to configure the Host DMA Port. The host will receive an interrupt from the HOST_ACK signal every time it is allowed to send the next FIFO depth (Sixteen 32-bit words) of information. When the host sends an HIRO control command, the boot kernel issues a CALL instruction to address 0xFFA0 0000. It is the host's responsibility to ensure valid code has been place at this address. The routine at 0xFFA0 0000 can be a simple initialization routine to configure internal resources, such as the SDRAM controller, then returns using an RTS instruction. The routine may also by the final application which will never return to the boot kernel.

For each of the boot modes, a 16-byte header is first read from an external memory device. The header specifies the number of bytes to be transferred and the memory destination address. Multiple memory blocks may be loaded by any boot sequence. Once all blocks are loaded, program execution commences from the address stored in the EVT1 register.

Prior to booting, the pre-boot routine interrogates the OTP memory. Individual boot modes can be customized or even disabled based on OTP programming. External hardware, especially booting hosts may watch the HWAIT signal to determine when the pre-boot has finished and the boot kernel starts the boot process. By programming OTP memory, the user can instruct the preboot routine to also customize: PLL and Voltage Regulator; DDR Controller; and Asynchronous Interface.

The boot kernel differentiates between a regular hardware reset and a wakeup-from-hibernate event to speed up booting in the later case. Bits 6-4 in the system reset configuration (SYSCR) register can be used to bypass pre-boot routine and/or boot kernel in case of a software reset. They can also be used to simulate a wakeup-from-hibernate boot in the software reset case.

The boot process can be further customized by "initialization code." This is a piece of code that is loaded and executed prior to the regular application boot. Typically, this is used to configure the DDR controller or to speed up booting by managing PLL, clock frequencies, wait states, or serial bit rates.

The boot ROM also features C-callable function entries that can be called by the user application at run time. This enables second-stage boot or boot management schemes to be implemented with ease.

INSTRUCTION SET DESCRIPTION

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/MCU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified-Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU + two load/store + two pointer updates per cycle.
- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data-types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16- and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

DEVELOPMENT TOOLS

The ADSP-BF542/4/7/8/9 processor is supported with a complete set of CROSSCORE[®] software and hardware development tools, including Analog Devices emulators and VisualDSP++[®] development environment. The same emulator hardware that supports other Blackfin processors also fully emulates the ADSP-BF542/4/7/8/9 processor.

EZ-KIT Lite® Evaluation Board

For evaluation of ADSP-BF542/4/7/8/9 processors, use the ADSP-BF548 EZ-KIT Lite board available from Analog Devices. Order part number ADDS-BF548-EZLITE. The board comes with on-chip emulation capabilities and is equipped to enable software development. Multiple daughter cards are available.

DESIGNING AN EMULATOR-COMPATIBLE PROCESSOR BOARD (TARGET)

The Analog Devices family of emulators are tools that every system developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on each JTAG processor. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the processor system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the processor's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see *Analog Devices JTAG Emulation Technical Reference* (EE-68) on the Analog Devices web site under www.analog.com/ee-notes. This document is updated regularly to keep pace with improvements to emulator support.

RELATED DOCUMENTS

The following publications that describe the ADSP-BF542/4/7/8/9 processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our Website:

- ADSP-BF54x Blackfin Processor Hardware Reference
- ADSP-BF54x Blackfin Processor Peripheral Reference
- ADSP-BF54x Blackfin Processor Programming Reference
- ADSP-BF542 Blackfin Embedded Processor Silicon Anomaly List (in preparation)
- ADSP-BF544 Blackfin Embedded Processor Silicon Anomaly List (in preparation)
- ADSP-BF548 Blackfin Embedded Processor Silicon Anomaly List (in preparation)
- ADSP-BF549 Blackfin Embedded Processor Silicon Anomaly List

PIN DESCRIPTIONS

ADSP-BF542/4/7/8/9 processor pin multiplexing scheme is listed in Table 11 and the pin definitions are listed in Table 12.

Table 11. Pin Multiplexing

Primary Pin Function (Number of Pins) ¹ , ²	First Peripheral Function	Second Peripheral Function	Third Peripheral Function	Fourth Peripheral Function	Interrupt Capability
Port A	·		·	•	
GPIO (16 pins)	SPORT2 (8 pins)	TMR4 (1 pin)	TACI7 (1 shared pin)		Interrupts (16 pins)
		TMR5 (1 pin)	TACLK7-0 (8 pins)		
	SPORT3 (8 pins)	TMR6 (1 pin)			
		TMR7 (1 pin)			
Port B		· ·	•	-	
GPIO (15 pins)	TWI1 (2 pins) HWAIT (1 pin) UART2 or 3 CTL (2 pins) UART2 (2 pins) UART3 (2 pins)		TACI2-3 (2 pins)		Interrupts (15 pins)
	SPI2 SEL (4 pins)	TMR0–2 (3 pins)			
	SPI2 (3 pins)	TMR3 (1 pin)	HWAIT (1 pin)		
Port C					
GPIO (16 pins)	SPORT0 (8 pins)	MXVR MMCLK, MBCLK (2 pins)			Interrupts (8 pins) ³
	SDH (6 pins)				Interrupts (8 pins)
Port D	·		·	•	
GPIO (16 pins)	EPPI1 D0–15 (16 pins)	Host D0–15 (16 pins)	SPORT1 (8 pins)	EPPI0 D18– 23 (6 pins)	Interrupts (8 pins)
			EPPI2 D0-7 (8 pins)	Keypad Row 0–3 Col 0–3 (8 pins)	Interrupts (8 pins)
Port E					
GPIO (16 pins)	SPI0 (7 pins)	Keypad Row 4–6 Col 4–7 (7 pins)	TACI0 (1 pin)		Interrupts (8 pins)
	UART0 TX (1 pin)	Keypad R7 (1 pin)			
	UART0 RX (1 pin) UART0 or 1 CTL (2 pins) EPPI1 CLK,FS (3 pins)				Interrupts (8 pins)
5V-Tolerant inpu					
Port F		1	1	1	1
GPIO (16 pins)	EPPI0 D0-15 (16 pins)				Interrupts (8 pins)
					Interrupts (8 pins)

Table 11. Pin Multiplexing

Primary Pin Function (Number of Pins) ¹ , ²	First Peripheral Function	Second Peripheral Function	Third Peripheral Function	Fourth Peripheral Function	Interrupt Capabilit
Port G	·	•		•	·
GPIO (16 pins)	EPPI0 CLK,FS (3 pins) DATA 16–17 (2 pins)	TMRCLK (1 pin)			Interrupts (8 pins)
	SPI1 SEL1-3 (3 pins)	Host CTL (3 pins)	EPPI2 CLK,FS (3 pins)	CZM (1 pin)	
	SPI1 (4 pins)	MXVR MTXON (1 pin)	TACI4-5 (2 pins)		Interrupts (8 pins)
	CAN0 (2 pins)				
	CAN1 (2 pins)				
Port H					
GPIO (14 pins)	UART1 (2 pins)	EPPI0-1_FS3 (2 pins)	TACI1 (1 pin)		Interrupts (8 pins)
	ATAPI_RST (1 pin)	TMR8 (1 pin)	EPPI2_FS3 (1 pin)		
	HOST_ADDR (1 pin)	TMR9 (1 pin)	Counter Down/Gate (1 pin)		
	HOST_ACK (1 pin)	TMR10 (1 pin)	Counter Up/Dir (1 pin)		
	MXVR MRX, MTX, MRXON (3 pins)		DMAR 0–1 (2 pins)	TACI8-10 (3 shared pins) TACLK8-10 (3 shared pins) HWAIT	
		AMC Addr 4-9 (6 pins)			Interrupts (6 pins)
Port I					
GPIO (16 pins)	Async Addr10–25 (16 pins)				Interrupts (8 pins)
					Interrupts (8 pins)
Port J		1		1	-
GPIO (14 pins)	Async CTL and MISC				Interrupts (8 pins)
					Interrupts (6 pins)

² All Port connections always power up as inputs for some period of time and require resistive termination to a safe condition if used as outputs in the system. ³ A total of 32 interrupts at once are available from Ports C through J, configurable in byte-wide blocks.

ADSP-BF542/4/7/8/9 processor pin definitions are listed in Table 12. To see the pin multiplexing scheme, see Table 11.

Table 12. Pin Descriptions

Pin Name	I/O ¹	Function (First/Second/Third/Fourth)
Port A: GPIO/SPORT2-3/TMR4-7		
PA0/TFS2	I/O	GPIO/SPORT2 Transmit Frame Sync
PA1/DT2SEC/TMR4	I/O	GPIO/SPORT2 Transmit Data Secondary/Timer 4
PA2/DT2PRI	I/O	GPIO/SPORT2 Transmit Data Primary
PA3/TSCLK2	I/O	GPIO/SPORT2 Transmit Serial Clock
PA4/RFS2	I/O	GPIO/SPORT2 Receive Frame Sync
PA5/DR2SEC/TMR5	I/O	GPIO/SPORT2 Receive Data Secondary/Timer 5
PA6/DR2PRI	I/O	GPIO/SPORT2 Receive Data Primary
PA7/RSCLK2/TACLK0	I/O	GPIO/SPORT2 Receive Serial Clock/Alternate Input Clock 0
PA8/TFS3/TACLK1	I/O	GPIO/SPORT3 Transmit Frame Sync/Alternate Input Clock 1
PA9/DT3SEC/TMR6	I/O	GPIO/SPORT3 Transmit Data Secondary/Timer 6
PA10/DT3PRI/TACLK2	I/O	GPIO/SPORT3 Transmit Data Primary/Alternate Input Clock 2
PA11/TSCLK3/TACLK3	I/O	GPIO/SPORT3 Transmit Serial Clock/Alternate Input Clock 3
PA12/RFS3/TACLK4	I/O	GPIO/SPORT3 Receive Frame Sync/Alternate Input Clock 4
PA13/DR3SEC/TMR7/TACLK5	I/O	GPIO/SPORT3 Receive Data Secondary/Timer 7/Alternate Input Clock 5
PA14/DR3PRI/TACLK6	I/O	GPIO/SPORT3 Receive Data Primary/Alternate Input Clock 6
PA15/RSCLK3/TACLK7 and TACI7	I/O	GPIO/SPORT3 Receive Serial Clock/Alt Input Clock 7 and Alt Capture Input 7
Port B: GPIO/TWI1/UART2-3/SPI2/TMR0-3		
PB0/SCL1	I/O	GPIO/TWI1 Serial Clock
PB1/SDA1	I/O	GPIO/TWI1 Serial Data
PB2/UART3RTS	I/O	GPIO/UART3 Request To Send
PB3/ UART3CTS	I/O	GPIO/UART3 Clear To Send
PB4/UART2TX	I/O	GPIO/UART2 Transmit
PB5/UART2RX/TACI2	I/O	GPIO/UART2 Receive/Alternate Capture Input 2
PB6/UART3TX	I/O	GPIO/UART3 Transmit
PB7/UART3RX/TACI3	I/O	GPIO/UART3 Receive/Alternate Capture Input 3
PB8/ <u>SPI2SS</u> /TMR0	I/O	GPIO/SPI2 Slave Select Input/Timer 0
PB9/ <i>SPI2SEL1/TMR1</i>	I/O	GPIO/SPI2 Slave Select Enable 1/Timer 1
PB10/ <i>SPI2SEL2/TMR2</i>	I/O	GPIO/SPI2 Slave Select Enable 2/Timer 2
PB11/ <u>SPI2SEL3</u> /TMR3/HWAIT ⁵	I/O	GPIO/SPI2 Slave Select Enable 3/Timer 3/Boot Host Wait
PB12/SPI2SCK	I/O	GPIO/SPI2 Clock
PB13/SPI2MOSI	I/O	GPIO/SPI2 Master Out Slave In
PB14/SPIMISO	I/O	GPIO/SPI2 Master In Slave Out

Pin Name	I/O ¹	Function (First/Second/Third/Fourth)				
Port C: GPIO/SPORT0/SD Controller/MXVR (MOST)						
PC0/TFS0	I/O	GPIO / SPORTO Transmit Frame Sync				
PC1/DT0SEC/MMCLK	I/O	GPIO/SPORT0 Transmit Data Secondary/MXVR Master Clock				
PC2/DT0PRI	I/O	GPIO/SPORT0 Transmit Data Primary				
PC3/TSCLK0	I/O	GPIO/SPORT0 Transmit Serial Clock				
PC4/RFS0	I/O	GPIO/SPORT0 Receive Frame Sync				
PC5/DR0SEC/MBCLK	I/O	PIO/SPORT0 Receive Data Secondary/MXVR Bit Clock				
PC6/DR0PRI	I/O	GPIO/SPORT0 Receive Data Primary				
PC7/RSCLKO	I/O	GPIO/SPORT0 Receive Serial Clock				
PC8/SD_D0	I/O	GPIO/SD Data Bus				
PC9/SD_D1	I/O	GPIO/SD Data Bus				
PC10/SD_D2	I/O	GPIO/SD Data Bus				
PC11/SD_D3	I/O	GPIO/SD Data Bus				
PC12/SD_CLK	I/O	GPIO/SD Clock Output				
PC13/SD_CMD	I/O	GPIO/SD Command				
Port D: GPIO/EPPI0-2/SPORT 1/Keypad/Host DMA						
PD0/PPI1_D0/HOST_D8/TFS1/PPI0_D18	I/O	GPIO/EPPI1 Data/Host DMA/SPORT 1 Transmit Frame Sync/EPPI0 Data				
PD1/PPI1_D1/HOST_D9/DT1SEC/PPI0_D19	I/O	GPIO/EPPI1 Data/Host DMA/SPORT 1 Transmit Data Secondary/EPPI0 Data				
PD2/PPI1_D2/HOST_D10/DT1PRI/PPI0_D20	I/O	GPIO/EPPI1 Data/Host DMA/SPORT 1 Transmit Data Primary/EPPI0 Data				
PD3/PPI1_D3/HOST_D11/TSCLK1/PPI0_D21	I/O	PIO/EPPI1 Data/Host DMA/SPORT 1 Transmit Serial Clock/EPPI0 Data				
PD4/PPI1_D4/HOST_D12/RFS1/PPI0_D22	I/O	GPIO/EPPI1 Data/Host DMA/SPORT 1 Receive Frame Sync/EPPI0 Data				
PD5/PPI1_D5/HOST_D13/DR1SEC/PPI0_D23	I/O	GPIO/EPPI1 Data/Host DMA/SPORT 1 Receive Data Secondary/EPPI0 Data				
PD6/PPI1_D6/HOST_D14/DR1PRI	I/O	GPIO/EPPI1 Data/Host DMA/SPORT 1 Receive Data Primary				
PD7/PPI1_D7/HOST_D15/RSCLK1	I/O	GPIO/EPPI1 Data / Host DMA/SPORT 1 Receive Serial Clock				
PD8/PPI1_D8/HOST_D0/PPI2_D0/KEY_ROW0	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Row Input				
PD9/PPI1_D9/HOST_D1/PPI2_D1/KEY_ROW1	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Row Input				
PD10/PPI1_D10/HOST_D2/PPI2_D2/KEY_ROW2	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Row Input				
PD11/PPI1_D11/HOST_D3/PPI2_D3/KEY_ROW3	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Row Input				
PD12/PPI1_D12/HOST_D4/PPI2_D4/KEY_COL0	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Column Output				
PD13/PPI1_D13/HOST_D5/PPI2_D5/KEY_COL1	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Column Output				
PD14/PPI1_D14/HOST_D6/PPI2_D6/KEY_COL2	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Column Output				
PD15/PPI1_D15/HOST_D7/PPI2_D7/KEY_COL3	I/O	GPIO/EPPI1 Data/Host DMA/EPPI2 Data/Keypad Column Output				

Pin Name	I/O ¹	Function (First/Second/Third/Fourth)
Port E: GPIO/SPI0/UART0-1/EPPI1/TWI0/Keypad		
PE0/SPI0SCK/KEY_COL7 ²	I/O	GPIO/SPI0 Clock/Keypad Column Output
PE1/SPIOMISO/KEY_ROW6 ²	I/O	GPIO/SPI0 Master In Slave Out/Keypad Row Input
PE2/SPI0MOSI/KEY_COL6	I/O	GPIO/SPI0 Master Out Slave In/Keypad Column Output
PE3/ <u>SPIOSS</u> /KEY_ROW5	I/O	GPIO/SPI0 Slave Select Input/Keypad Row Input
PE4/SPIOSEL1/KEY_COL5 ²	I/O	GPIO/SPI0 Slave Select Enable 1/Keypad Column Output
PE5/ <u>SPI0SEL2</u> /KEY_ROW4	I/O	GPIO/SPI0 Slave Select Enable 2/Keypad Row Input
PE6/SPIOSEL3/KEY_COL4	I/O	GPIO/SPI0 Slave Select Enable 3/Keypad Column Output
PE7/UARTOTX/KEY_ROW7	I/O	GPIO/UART0 Transmit/Keypad Row Input
PE8/UARTORX/TACIO	I/O	GPIO/UART0 Receive/Alternate Capture Input 0
PE9/UART1RTS	I/O	GPIO/UART1 Request To Send
PE10/UART1CTS	I/O	GPIO/UART1 Clear To Send
PE11/PPI1_CLK	I/O	GPIO / EPPI1 Clock
PE12/PPI1_FS1	I/O	GPIO/EPPI1 Frame Sync 1
PE13/PPI1_FS2	I/O	GPIO/EPPI1 Frame Sync 2
PE14/SCL0 ³	I/O	GPIO/TWI0 Serial Clock
PE15/SDA0 ³	I/O	GPIO/TWI0 Serial Data
Port F: GPIO / EPPI0 / Alternate ATAPI Data		
PF0/PPI0_D0/ATAPI_D0A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF1/ <i>PPI0_D1/ATAPI_D1A</i> ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF2/PPI0_D2/ATAPI_D2A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF3/PPI0_D3/ATAPI_D3A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF4/PPI0_D4/ATAPI_D4A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF5/PPI0_D5/ATAPI_D5A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF6/PPI0_D6/ATAPI_D6A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF7/PPI0_D7/ATAPI_D7A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF8/PPI0_D8/ATAPI_D8A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF9/PPI0_D9/ATAPI_D9A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF10/PPI0_D10/ATAPI_D10A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF11/PPI0_D11/ATAPI_D11A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF12/PPI0_D12/ATAPI_D12A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF13/PPI0_D13/ATAPI_D13A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF14/PPI0_D14/ATAPI_D14A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data
PF15/PPI0_D15/ATAPI_D15A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Data

Pin Name	I/O ¹	Function (First/Second/Third/Fourth)				
Port G: GPIO / EPPI0 / SPI1 / EPPI2 / Up-Down Cour	ter / CA	N0–1 / Host DMA/ MXVR (MOST)				
PG0/PPI0_CLK/TMRCLK	I/O	GPIO/EPPI0 Clock/External Timer Reference				
PG1/PPI0_FS1	I/O	GPIO/EPPI0 Frame Sync 1				
PG2/PPI0_FS2/ATAPI_A0A ⁴	I/O	GPIO / EPPI0 Frame Sync 2/Alternate ATAPI Address				
PG3/PPI0_D16/ATAPI_A1A ⁴	I/O	GPIO/EPPI0 Data/Alternate ATAPI Address				
PG4/PPI0_D17/ATAPI_A2A ⁴	I/O	GPIO / EPPI0 Data/Alternate ATAPI Address				
PG5/ <u>SPI1SEL1/HOST_CE</u> /PPI2_FS2/CZM	I/O	GPIO/SPI1 Slave Select/Host DMA Chip Enable/EPPI2 Frame Sync 2/Counter Zero Marker				
PG6/ <u>SPI1SEL2</u> /HOST_RD/ PPI2_FS1	I/O	GPIO/SPI1 Slave Select/Host DMA Read/EPPI2 Frame Sync 1				
PG7/ <u>SPI1SEL3</u> /HOST_WR/ PPI2_CLK	I/O	GPIO/SPI1 Slave Select/Host DMA Write/EPPI2 Clock				
PG8/SPI1SCK	I/O	GPIO/SPI1 Clock				
PG9/SPI1MISO	I/O	GPIO/SPI1 Master In Slave Out				
PG10/SPI1MOSI	I/O	GPIO/SPI1 Master Out Slave In				
PG11/ <u>SPI1SS/MTXON</u>	I/O	GPIO/SPI1 Slave Select Input/MXVR Transmit Phy On				
PG12/CAN0TX	I/O	PIO/CAN0 Transmit				
PG13/CANORX/TACI4	I/O	PIO/CAN0 Receive/Alternate Capture Input 4				
PG14/CAN1TX	I/O	PIO/CAN1 Transmit				
PG15/CAN1RX/TACI5	I/O	GPIO/CAN1 Receive/Alternate Capture Input 5				
Port H: GPIO/AMC / EXTDMA / UART1 / EPPIO-2 / A	TAPI In	terface / Up-Down Counter /TMR8-10 / Host DMA / MXVR (MOST)				
PH0/UART1TX/PPI1_FS3_DEN	I/O	GPIO/UART1 Transmit/EPPI1 Frame Sync 3				
PH1/UART1RX/PPI0_FS3_DEN/TACI1	I/O	GPIO/UART 1 Receive/ EPPI0 Frame Sync 3/Alternate Capture Input 1				
PH2/ATAPI_RESET/TMR8/PPI2_FS3_DEN	I/O	GPIO / ATAPI Interface Hard Reset Signal / Timer 8 / EPPI2 Frame Sync 3				
PH3/HOST_ADDR/TMR9/CDG	I/O	GPIO/HOST Address/Timer 9/Count Down and Gate				
PH4/HOST_ACK/TMR10/CUD	I/O	GPIO/HOST Acknowledge/Timer 10/Count Up and Direction				
PH5/MTX/DMAR0/TACI8 and TACLK8	I/O	GPIO/MXVR Transmit Data/Ext. DMA Request/Alt Capt. In. 8 /Alt In. Clk 8				
PH6/MRX/DMAR1/TACI9 and TACLK9	I/O	GPIO/MXVR Receive Data/Ext. DMA Request/Alt Capt. In. 9/Alt In. Clk 9				
PH7/MRXON/TACI10 and TACLK10/HWAITA ⁵	I/O	GPIO/MXVR Receive Phy On / Alt Capt. In. 10 / Alt In. Clk 10/ Alternate Boot Host Wait				
PH8/ <i>A4</i> ⁶	I/O	GPIO/Address Bus for Async Access				
PH9/ <i>A5</i> ⁶	I/O	GPIO/Address Bus for Async Access				
PH10/ <i>A6</i> 6	I/O	GPIO/Address Bus for Async Access				
PH11/ <i>A7</i> 6	I/O	GPIO/Address Bus for Async Access				
PH12/A86	I/O	GPIO/Address Bus for Async Access				
PH13/A9 ⁶	I/O	GPIO/Address Bus for Async Access				

Pin Name	I/O ¹	Function (First/Second/Third/Fourth)				
Port I: GPIO / AMC						
PI0/ <i>A10</i> ⁶	I/O	GPIO / Address Bus for Async Access				
PI1/A11 ⁶	I/O	GPIO / Address Bus for Async Access				
PI2/A12 ⁶	I/O	GPIO / Address Bus for Async Access				
PI3/ <i>A13</i> ⁶	I/O	GPIO / Address Bus for Async Access				
PI4/A14 ⁶	I/O	GPIO/Address Bus for Async Access				
PI5/A15 ⁶	I/O	GPIO/Address Bus for Async Access				
PI6/A16 ⁶	I/O	GPIO / Address Bus for Async Access				
PI7/ <i>A17</i> ⁶	I/O	GPIO/Address Bus for Async Access				
PI8/A18 ⁶	I/O	PIO / Address Bus for Async Access				
PI9/ <i>A19</i> ⁶	I/O	PIO/Address Bus for Async Access				
PI10/ <i>A20</i> ⁶	I/O	GPIO/Address Bus for Async Access				
PI11/A21 ⁶	I/O	GPIO/Address Bus for Async Access				
PI12/A22 ⁶	I/O	GPIO/Address Bus for Async Access				
PI13/A23 ⁶	I/O	GPIO/Address Bus for Async Access				
PI14/A24 ⁶	I/O	GPIO/Address Bus for Async Access				
PI15/A25/NR_CLK ⁶	1/O	GPIO/Address Bus for Async Access/ NOR clock				
Port J: GPIO / AMC / ATAPI Controller						
PJO/ARDY/WAIT	I/O	GPIO/Async Ready/NOR Wait				
$PJ1/\overline{ND}_{CE}^{7}$	I/O	GPIO/NAND Chip Enable				
PJ2/ND_RB	I/O	iPIO/Ready Busy Signal				
PJ3/ATAPI_DIOR	1/O	PIO/ATAPI Read				
PJ4/ ATAPI_DIOW	I/O	GPIO/ATAPI Write				
PJ5/ ATAPI_CS0	I/O	GPIO / ATAPI Chip Select Signal Command Block				
PJ6/ATAPI_CS1	I/O	GPIO/ATAPI Chip Select Signal				
PJ7/ ATAPI_DMACK	I/O	GPIO / ATAPI DMA Acknowledge Signal				
PJ8/ATAPI_DMARQ	I/O	GPIO/ATAPI DMA Request Signal				
PJ9/ATAPI_INTRQ	I/O	PIO/Interrupt Request from the Device				
PJ10/ATAPI_IORDY	I/O	PIO / ATAPI Ready Handshake Signal				
PJ11/ <i>BR</i> ⁸	I/O	20/AIAPI keaay Hanashake Signal 210/Bus Request				
PJ12/BG ⁶	I/O	GPIO/Bus Grant				
PJ13/BGH ⁶	I/O	GPIO/Bus Grant Hang				
Memory Interface	1					
DA0-12	0	DDR Address Bus				
DBA0-1	0	DDR Bank Active Strobe				
DQ0-15	1/0	DDR Data Bus				
DQS0-1	1/0	DDR Data Strobe				
DQM0-1	0	DDR Data Mask for Reads and Writes				
DCLK0-1	0	DDR Output Clock				
DCLK0-1	0	DDR Complementary Output Clock				
DCS0-1	0	DDR Chip Selects				
DCLKE	0	DDR Clock Enable				
DRAS	0	DDR Row Address Strobe				
DCAS	0	DDR Column Address Strobe				

Pin Name	I/O ¹	Function (First/Second/Third/Fourth)			
Memory Interface (Continued)					
DDR_VREF	I	DDR Voltage Reference			
DDR_VSSR	I	DDR Voltage Reference Shield (connect to GND)			
Asynchronous Memory Interface					
A1-3	0	Address Bus for Async and ATAPI Addresses			
D0-15/ND_D0-15/ATAPI_D0-15	I/O	Data Bus for Async, NAND and ATAPI Accesses			
AMS0-3	0	Bank Selects			
ABEO / ND_CLE	0	Byte Enables: Data Masks for Asynchronous Access/NAND Command Latch Enable			
ABE1/ND_ALE	0	Byte Enables: Data Masks for Asynchronous Access / NAND Address Latch Enable			
AOE/NR_ADV	0	Output Enable/NOR Address Data Valid			
ARE	0	Read Enable/NOR Output Enable			
AWE	0	Write Enable			
ATAPI Controller Pins					
ATAPI_PDIAG	I				
High Speed USB OTG Pins ⁹					
USB_DP	I/O	USB D+ pin			
USB_DM	I/O	USB D- pin			
USB_XI	С	Clock XTAL input			
USB_XO	С	Clock XTAL output			
USB_ID ¹⁰	I	USB ID pin			
USB_VBUS	I/O	JSB VBUS pin			
USB_VREF	А	USB voltage reference. Connect 0.1 μ F capacitor between USB_VREF and GND.			
USB_RSET	A	USB resistance set. Preliminary designs should connect USB_RSET to an unpopu- lated resistor pad. Connect the other terminal of the unpopulated resistor to GND.			
MXVR (MOST) Interface					
MFS	0	MXVR Frame Sync			
MLF_P	А	MXVR Loop Filter Plus			
MLF_M	А	MXVR Loop Filter Minus			
MXI ¹¹	С	MXVR Crystal Input			
MXO	С	MXVR Crystal Output			
Mode Control Pins					
BMODE0-3	Ι	Boot Mode Strap 0–3			
JTAG Port Pins	1				
TDI	I	JTAG Serial Data In			
TDO	0	JTAG Serial Data Out			
TRST ¹²	I	JTAG Reset			
TMS	I	JTAG Mode Select			
ТСК	I	JTAG Clock			
EMU	0	Emulation Output			
Voltage Regulator	1				
VR _{OUT} 0, VR _{OUT} 1 ¹³	0	External FET/BJT Drivers			
Real Time Clock	1				
RTXO	С	RTC Crystal Output			
RTXI ¹¹	C	RTC Crystal Input			

Table 12. Pin Descriptions (Continued)

Pin Name	I/O ¹	Function (First/Second/Third/Fourth)
Clock (PLL) Pins		
CLKIN	С	Clock/Crystal Input
CLKOUT	0	Clock Output
XTAL	С	Crystal Output
CLKBUF	0	Buffered Oscillator output
EXT_WAKE	0	External Wakeup from hibernate output
RESET	I	Reset
NMI ¹⁴	I	Non-maskable Interrupt
Supplies		
V _{DDINT}	Р	Internal Power Supply
V _{DDEXT} ¹⁵	Р	External Power Supply
V _{DDDDR}	Р	External DDR Power Supply
V _{DDUSB} ¹⁵	Р	External USB Power Supply
V _{DDRTC}	Р	RTC Clock Supply
V _{DDVR} ¹⁶	Р	Internal Voltage Regulator Power Supply
GND	G	Ground
V _{DDMP} ¹⁵	Р	MXVR PLL Power Supply
GND _{MP} ^{17, 18}	G	MXVR PLL Ground

¹I = Input, O = Output, P =Power, G = Ground, C = Crystal, A = Analog.

 2 To use the SPI memory boot, SCLK0 should have a pulldown, MISO should have a pullup, and SPISEL1 is used as CS with a pullup.

³ To use the serial TWI memory boot, SDA0 and SCL0 should have a pullup.

⁴ By default the ATAPI bus shares the data pins D0-15 and the address pins A0-2 with the asynchronous memory interface and the NAND controller. When PORTF_MUX[1:0] = b#01, then the ATAPI data bus is available through Port F and the address line can be found at Port G.

⁵ The Boot Host Wait (HWAIT) signal on PB11 is a GPIO output that is driven and toggled by the boot kernel at boot time. An external pulling resistor is required for proper operation. A pull-up resistor instructs the HWAIT signal to behave active high (low when ready for data). A pull-down resistor instructs the HWAIT signal to behave active low (high when ready for data). After boot it can be used for other purposes. If the PB11 pin is required for other purposes (for example, timer or SPI operation) the Alternate Boot Host Wait (HWAITA) on PH7 can be used instead. This is enabled by programming the OTP_ALTERNATE_HWAIT bit in the PBS00L OTP memory page.

⁶ This pin should not be used as GPIO if booting in mode 1.

⁷ This pin should always be enabled as ND_CE in software and pulled HIGH with a resistor when using NAND flash.

⁸ This pin should always be enabled as bus request in software and pulled HIGH to enable the Async access.

⁹ For the ADSP-BF542/4/7/8/9, the unused USB pins should be terminated as follows: USB_DP --> GND; USB_DM -->GND; USB_XTALIN --> GND; USB_XTALOUT --> NC (No Connect); USB_ID --> VSS; USB_VREF --> NC; USB_RSET --> NC; USB_VBUS --> VSS; VDDUSB --> VDDEXT

¹⁰In the case that USB is used in device mode only, the USB_ID pin should be either pulled HIGH or left unconnected.

¹¹This pin should always be pulled either HIGH or LOW, but must not be left floating.

¹²This pin should be pulled LOW if the JTAG port will not be used.

¹³Always connect VR_{OUT}0 and VR_{OUT}1 together to reduce signal impedance.

¹⁴This pin should always be pulled HIGH when not used.

¹⁵Power and ground pins of peripherals should be driven to their specified level even if the associated peripheral is not used in the application.

¹⁶The VDDVR pin must always be connected. If the internal voltage regulator is not being used, this pin may be connected to VDDEXT. Otherwise it should be powered according to the VDDVR specification.

¹⁷Analog ground for MXVR.

¹⁸Connect to GND when MXVR is not used.

SPECIFICATIONS

Note that component specifications are subject to change without notice.

OPERATING CONDITIONS

Parameter ¹		Minimum	Nominal	Maximum	Unit
V _{DDINT} ²	Internal Supply Voltage	0.9		1.43	V
	Internal Supply Voltage for Automotive Grade	1.0		1.38	V
V _{DDEXT} ^{3,4}	External Supply Voltage for 3.3V I/O	2.7	3.3	3.6	V
	External Supply Voltage for 2.5V I/O ⁷	2.25	2.5	2.75	V
	External Supply Voltage for Automotive Grade	2.7	3.3	3.6	V
V _{DDUSB} ⁴	USB External Supply Voltage	3.0	3.3	3.6	V
V _{DDMP} ⁵	MXVR PLL Supply Voltage	0.9		1.43	V
	MXVR PLL Supply Voltage for Automotive Grade	1.0		1.38	V
V _{DDRTC} ⁴	Real Time Clock Power Supply Voltage	2.25		3.6	V
	Real Time Clock Power Supply Voltage for Automotive Grade	2.7	3.3	3.6	V
V _{DDDDR} ⁴	DDR Memory Supply Voltage	2.3	2.5	2.7	V
	DDR Memory Supply Voltage for Mobile DDR	1.7	1.8	1.9	V
V _{DDVR} ⁶	Internal Voltage Regulator Supply Voltage	2.7	3.3	3.6	V
V _{IH}	High Level Input Voltage for 3.3V I/O ^{7,8} @ V _{DDEXT} =maximum	2.0		3.6	V
	High Level Input Voltage for 2.5V I/O ^{7,8} @ V _{DDEXT} =maximum	TBD		3.6	V
VIHCLKIN	High Level Input Voltage for 3.3V I/O ⁹ @ V _{DDEXT} =maximum	2.2		3.6	V
	High Level Input Voltage for 2.5V I/O ⁹ @ V _{DDEXT} =maximum	TBD		3.6	V
V _{IHDDR}	High Level Input Voltage ¹⁰	V _{REFDDR} + 0.15		$V_{DDDDR} + 0.3$	V
	High Level Input Voltage for Mobile DDR ¹⁰	$0.8 \times V_{DDDDR}$		$V_{DDDDR} + 0.3$	V
V _{IH5V}	High Level Input Voltage for 3.3V I/O ¹¹ , @ V _{DDEXT} =maximum	2.0		5.5	V
	High Level Input Voltage for 2.5V I/O ¹¹ , @ V _{DDEXT} =maximum	TBD		5.5	V
V _{IHUSB}	High Level Input Voltage for USB_DP, USB_DM, and USB_VBUS ¹²			5.5	V
V _{IL}	Low Level Input Voltage for 3.3V I/O ^{7, 13} , @ V _{DDEXT} =minimum	-0.3		0.6	V
	Low Level Input Voltage for 2.5V I/O ^{7, 13} @ V _{DDEXT} =minimum	-0.3		TBD	V
V _{IL5V}	Low Level Input Voltage for 3.3V I/O ¹⁴ , @ V _{DDEXT} =minimum	-0.3		0.8	V
	Low Level Input Voltage for 2.5V I/O ¹⁴ @ V _{DDEXT} =minimum	-0.3		TBD	V
VILDDR	Low Level Input Voltage ¹⁰	-0.3		V _{REFDDR} -0.15	V
	Low Level Input Voltage for Mobile DDR ¹⁰	-0.3		0.2 x V _{DDDDR}	V
V _{REFDDR}	DDR V _{REF} Pin Input Voltage	$0.49 \times V_{DDDDR}$	$0.50 \times V_{DDDDR}$	0.51 x V _{DDDDR}	v
T, ¹⁵	Junction Temperature $@T_{AMBIENT} = -40$ °C to +85°C	-40		+105	۰C
T, ¹⁵	Junction Temperature $@T_{AMBIENT} = 0^{\circ}C$ to $+70^{\circ}C$	0		+90	°C

¹Specifications subject to change without notice.

² VDDINT maximum is 1.10 V during One-Time-Programmable (OTP) memory programming operations. VDDINT maximum is per the operating conditions table for OTP memory read operations.

³ VDDEXT is 3.0 V min and 3.6 V max during OTP memory programming operations. VDDEXT is specified per the operating conditions table for OTP memory read operations. ⁴ Must remain powered (even if associated function not used).

⁵ Connect to VDDINT if MXVR is not used.

⁶ VDDVR must always be connected. If the internal voltage regulator is not being used, this pin may be connected to VDDEXT. Otherwise it should be powered according to this specification.

⁷ The ADSP-BF542/4/7/8/9 processor is 3.3 V tolerant (always accepts up to 3.6 V maximum V_{IH}), but voltage compliance (on outputs, V_{OH}) depends on the input V_{DDEXT}, because V_{OH} (maximum) approximately equals V_{DDEXT} (maximum). This 3.3 V tolerance applies to bi-directional pins (D15–0, PA15–0, PB14–0, PC15–0, PD15–0, PE15–0, PF15–0, PG15–0, PG15–0, PH13–0, PI15–0, PJ14–0) and input only pins (ATAPI_PDIAG, USB_ID, TCK, TDI, TMS, TRST, CLKIN, RESET, NMI, and BMODE3–0).

⁸ Parameter value applies to all input and bi-directional pins, except CLKIN, PB0, PB1, PE14, PE15, PG15–11, PH6, PH7, and the pins listed in table note 10 of the Operating Conditions table.

Preliminary Technical Data

¹⁰Parameter value applies to DA0-12, DBA0-1, DQ0-15, DQS0-1, DQM0-1, DCLK1-2, DCLK1-2, DCS0-1, DCLKE, DRAS, DCAS, and DWE pins only.

¹¹Certain ADSP-BF542/4/7/8/9 processor pins are 5.0 V tolerant (accept up to 5.5 V maximum V_{IH} when power is applied to V_{DDEXT} pins). Voltage compliance on outputs (V_{OH}) depends on the input V_{DDEXT}, because V_{OH} (maximum) approximately equals V_{DDEXT} (maximum). The 5.0 V tolerance feature applies to PB0, PB1, PE14, PE15, PG15–11, PH6, and PH7 pins only. The 5.0 V tolerance exists only when power is applied to the V_{DDEXT} pins. The PB0, PB1, PE14, and PE15 pins are open drain (regardless of pin functionality) and therefore require a pullup resistor. Consult the I²C specification version 2.1 for the proper resistor value and other open drain pin electrical parameters.
¹²See Absolute Maximum Ratings.

¹³Parameter value applies to all input and bi-directional pins, except PB0, PB1, PE14, PE15, PG15–11, PH6, and PH7.

 15 T_j must meet the following conditions during OTP memory programming operations: 0°C < T_j < 55°C. During OTP memory read operations, T_j should meet the conditions specified in the operating conditions table.

⁹ Parameter value applies to CLKIN pin only.

¹⁴Parameter value applies to the following pins only: PB0, PB1, PE14, PE15, PG15–11, PH6, and PH7.

ELECTRICAL CHARACTERISTICS

Parameter		Test Conditions	Min	Typical	Мах	Unit
V _{OH}	High Level Output Voltage for 3.3V I/O ¹	@ $V_{DDEXT} = 2.7V$, $I_{OH} = -0.5$ mA	2.4			V
	High Level Output Voltage for 2.5V I/O ¹	@ $V_{DDEXT} = 2.25V$, $I_{OH} = -0.5 \text{ mA}$	TBD			V
VOHDDR	High Level Output Voltage ²	@ $V_{DDDDR} = 2.3V$, $I_{OH} = -8.1$ mA	1.74			V
	High Level Output Voltage for Mobile DDR ²	@ V _{DDDDR} = 1.7V, I _{OH} = -8.1 mA	TBD			V
V _{OL}	Low Level Output Voltage for 3.3V I/O ¹	@ $V_{DDEXT} = 2.7V$, $I_{OL} = 2.0$ mA			0.4	V
	Low Level Output Voltage for 2.5V I/O ¹	@ $V_{DDEXT} = 2.25V$, $I_{OL} = 2.0 \text{ mA}$			TBD	V
VOLDDR	Low Level Output Voltage ²	@ $V_{DDDDR} = 2.3V$, $I_{OL} = 8.1 \text{ mA}$			0.56	v
	Low Level Output Voltage for Mobile DDR ²	@ $V_{DDDDR} = 1.7V$, $I_{OL} = 8.1 \text{ mA}$			TBD	V
I _{IH}	High Level Input Current ³	@ $V_{DDEXT} = 3.6V, V_{IN} = V_{IH}$ Maximum			10.0	μΑ
I _{IHP}	High Level Input Current JTAG ⁴	@ $V_{DDEXT} = 3.6V, V_{IN} = V_{IH}$ Maximum			50.0	μΑ
I _{IL} 5	Low Level Input Current ³	@ $V_{DDEXT} = 3.6V, V_{IN} = 0 V$			10.0	μΑ
I _{ILP} ⁵	Low Level Input Current JTAG ⁴	@ V _{DDEXT} = 3.6V, V _{IN} = 0 V			TBD	μA
I _{OZH} ⁶	Three-State Leakage Current ⁷	@ $V_{DDEXT} = 3.6V, V_{IN} = V_{IH}$ Maximum			10.0	μA
I _{OZL} ⁵	Three-State Leakage Current ⁷	@ V _{DDEXT} = 3.6V, V _{IN} = 0 V			10.0	μA
C _{IN}	Input Capacitance ⁸	$f_{IN} = TBD MHz$, $T_{AMBIENT} = TBD^{\circ}C$, $V_{IN} = TBD V$		4 ⁸	8 ⁸	pF
I _{DDHIBERNATE}	TBD	TBD		TBD		μA
DDDEEPSLEEP	TBD	TBD		TBD		mA
IDDSLEEP	TBD	TBD		TBD		mA
I _{DDTYP}	TBD	TBD		TBD		mA
I _{DDRTC}	TBD	TBD		TBD		μA

¹ Applies to output and bidirectional pins, except the pins listed in table note 10 of the Operating Conditions table.

² Applies to output and bidirectional pins listed in table note 10 of the Operating Conditions table.

³ Applies to input pins except JTAG inputs.

⁴ Applies to JTAG input pins (TCK, TDI, TMS, TRST).

⁵ Absolute value.

 6 For DDR pins (DQ0-15, DQS0-1), test conditions are $\rm V_{DDDDR}$ = Maximum, $\rm V_{IN}$ = $\rm V_{DDDDR}$ Maximum.

⁷ Applies to three-statable pins.

⁸Guaranteed, but not tested.

ESD SENSITIVITY



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

ABSOLUTE MAXIMUM RATINGS

Internal (Core) Supply Voltage ¹ (V _{DDINT})	–0.3 V to +1.43 V
External (I/O) Supply Voltage ¹ (V _{DDEXT})	-0.3 V to +3.8 V
Input Voltage ^{1,2, 3}	–0.5 V to +3.6 V
Output Voltage Swing ¹	-0.5 V to V _{DDEXT} +0.5 V
Load Capacitance ¹	200 pF
Storage Temperature Range ¹	-65°C to +150°C
Junction Temperature Underbias ¹	+125°C

¹ Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

² Applies to all bidirectional and input only pins except PB0, PB1, PE14, PE15, PG15–11, PH6, and PH7. Absolute maximum input voltage range on pins PB0, PB1, PE14, PE15, PG15–11, PH6, and PH7 is -0.5 V to +5.5 V.

 3 Pins USB_DP, USB_DM, and USB_VBUS are 5 V tolerant when VDDUSB is powered according to the operating conditions table. If VDDUSB supply voltage does not meet the specification in the operating conditions table, these pins could suffer long term damage when driven to +5V. If this condition is seen in the application, it can be corrected with additional circuitry to use the external host to power only the $V_{\rm DDUSB}$ pins. Contact factory for application detail and reliability information.

Table 13. Maximum Duty Cycle for Input¹ Transient Voltage

V _{IN} Max (V)	V _⊪ Min (V)	Maximum Duty Cycle
3.63	-0.33	100%
3.80	-0.50	48%
3.90	-0.60	30%
4.00	-0.70	20%
4.10	-0.80	10%
4.20	-0.90	8%
4.30	-1.00	5%

¹ Does not apply to CLKIN. Absolute maximum for pins PBO, PB1, PE14, PE15, PG15-11, PH6, AND PH7 is +5.5V.

PACKAGE INFORMATION

The information presented in Figure 8 and Table 14 provides information about how to read the package brand and relate it to specific product features. For a complete listing of product offerings, see the Ordering Guide on Page 82.



Figure 8. Product Information on Package

Table 14. Package Information

Brand Key	Description
t	Temperature Range
рр	Package Type
Z	RoHS Compliant part
сс	See Ordering Guide
vvvvv.x-q	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

describes phase-locked loop operating conditions. Table 20 and

Figure 9 describe Clock Input and Reset Timing. Table 21

describes Clock Out Timing.

TIMING SPECIFICATIONS

Table 15, Table 16, Table 17, and Table 18 describe the timing requirements for the ADSP-BF542/4/7/8/9 processor clocks. Take care in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the maximum core clock and system clock. Table 19

Clock Signals

Table 15. System Clock Requirements

Parameter	Condition	Minimum	Maximum	Unit
f _{SCLK}	$V_{DDEXT} = 3.3 \text{ V}, V_{DDINT} \ge TBD$		133	MHz
f _{SCLK}	$V_{DDEXT} = 3.3 \text{ V}, V_{DDINT} < TBD$		100	MHz
f _{SCLK}	$V_{DDEXT} = 2.5 \text{ V}, V_{DDINT} \ge TBD$		133	MHz
f _{sclk}	$V_{DDEXT} = 2.5 V, V_{DDINT} < TBD$		100	MHz
t _{sclkh}	CLKOUT Width High	2.5		ns
t _{SCLKL}	CLKOUT Width Low	2.5		ns

Table 16. Core Clock Requirements-600 MHz Speed Grade¹

Parameter		Minimum	Maximum	Unit
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		600	MHz
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{cclк}	Core Clock Frequency (V _{DDINT} =TBD V)		TBD	MHz

¹ The speed grade of a given part may be seen on the Ordering Guide on Page 82. It stands for the maximum allowed CCLK frequency at V_{DDINT} = minimum and the maximum allowed VCO frequency at any supply voltage.

Table 17. Core Clock Requirements—533 MHz Speed Grade¹

Parameter		Minimum	Maximum	Unit
f _{CCLK}	Core Clock Frequency (V _{DDINT} =1.188 V minimum)		533	MHz
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V)		TBD	MHz

¹ The speed grade of a given part may be seen on the Ordering Guide on Page 82. It stands for the maximum allowed CCLK frequency at V_{DDINT} = minimum and the maximum allowed VCO frequency at any supply voltage.

Table 18. Core Clock Requirements—400 MHz Speed Grade¹

Parameter		Minimum	Maximum	Unit
f _{CCLK}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		400	MHz
f _{cclk}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{cclk}	Core Clock Frequency (V _{DDINT} = TBD V minimum)		TBD	MHz
f _{cclk}	Core Clock Frequency (V _{DDINT} =TBD V minimum)		TBD	MHz
f _{cclk}	Core Clock Frequency (V _{DDINT} =TBD V)		TBD	MHz

¹ The speed grade of a given part may be seen on the Ordering Guide on Page 82. It stands for the maximum allowed CCLK frequency at V_{DDINT} = minimum and the maximum allowed VCO frequency at any supply voltage.

Table 19. Phase-Locked Loop Operating Conditions

fire Voltage Controlled Oscillator (VCQ) Frequency 50 Speed Grade	Minimum Max	num	Unit
f _{VCO} Voltage Controlled Oscillator (VCO) Frequency 50 Speed Grade	trolled ()scillator (V(()) Frequency [50] Spee	l Grade ¹	MHz

¹ The speed grade of a given part may be seen on the "Ordering Guide" on page 82. It stands for the Maximum allowed CCLK frequency at V_{DDINT} = minimum and the maximum allowed VCO frequency at any supply voltage.

Table 20. Clock Input and Reset Timing

Parameter		Minimum	Maximum	Unit
Timing Requi	irements			
t _{CKIN}	CLKIN Period ^{1,2,3,4}	20.0	100.0	ns
t _{CKINL}	CLKIN Low Pulse ²	8.0		ns
t _{CKINH}	CLKIN High Pulse ²	8.0		ns
t _{BUFDLAY}	CLKIN to CLKBUF Delay		10	ns
t _{WRST}	RESET Asserted Pulsewidth Low ⁵	11 t _{CKIN}		ns
t _{RHWFT}	RESET High to First HWAIT/HWAITA transition (Boot Host Wait Mode) ⁶	TBD t _{CKIN}		ns
t _{RHWFT}	RESET High to First HWAIT/HWAITA transition (Reset Output Mode) ⁷	TBD t _{CKIN}	TBD t _{CKIN}	ns

¹ Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed fVCO, fCCLK, and fSCLK settings discussed in the previous Clock tables. ² Applies to PLL bypass mode and PLL nonbypass mode.

³ CLKIN frequency and duty cycle must not change on the fly.

⁴ If the DF bit in the PLL_CTL register is set, then the maximum tCKIN period is 50 ns.

⁵ Applies after power-up sequence is complete. At power-up, the processor's internal phase locked loop requires no more than 2000 CLKIN cycles, while RESET is asserted, assuming stable power supplies and CLKIN (not including startup time of external clock oscillator).

⁶ Maximum value varies with OTP memory programming and boot mode.

⁷ When enabled by OTP_RESETOUT_HWAIT bit. If regular HWAIT is not required in an application, the OTP_RESETOUT_HWAIT bit in the same page instructs the HWAIT or HWAITA to simulate Reset Output functionality. Then an external resistor is expected to pull the signal to the reset level, as the pin itself is in high-performance mode during reset.




Figure 9. Clock and Reset Timing

Table 21. Clock Out Timing

Parameter		Min	Max	Unit
Switching Cha	aracteristics			
t _{SCLK}	CLKOUT Period ¹	TBD		ns
t _{sclkh}	CLKOUT Width High	TBD		ns
t _{SCLKL}	CLKOUT Width Low	TBD		ns

¹ The t_{SCLK} value is the inverse of the f_{SCLK} specification. Reduced supply voltages affect the best-case value of TBD ns listed here.




Figure 10. CLKOUT Interface Timing

Asynchronous Memory Read Cycle Timing

Table 22 and Table 23 on Page 40 and Figure 11 and Figure 12 on Page 40 describe asynchronous memory read cycle operations for synchronous and for asynchronous ARDY.

Table 22. Asynchronous Memory Read Cycle Timing with Synchronous ARDY

Parameter		Min	Min Max	
Timing Requ	uirements			
t _{SDAT}	DATA15-0 Setup Before CLKOUT	2.1		ns
t _{HDAT}	DATA15-0 Hold After CLKOUT	0.8		ns
t _{sardy}	ARDY Setup Before the Falling Edge of CLKOUT	4.0		ns
t _{HARDY}	ARDY Hold After the Falling Edge of CLKOUT	0.0		ns
t _{DO}	Output Delay After CLKOUT ¹		6.0	ns
t _{HO}	Output Hold After CLKOUT ¹	0.8		ns

¹Output pins include AMS3-0, ABE1-0, ADDR19-1, AOE, ARE.




Figure 11. Asynchronous Memory Read Cycle Timing with Synchronous ARDY

Table 23. Asynchronous Memory Read Cycle Timing with Asynchronous ARDY

Parameter		Min	Max	Unit
Timing Requ	uirements			
t _{SDAT}	DATA15-0 Setup Before CLKOUT	2.1		ns
t _{HDAT}	DATA15–0 Hold After CLKOUT	0.8		ns
t _{danr}	ARDY Negated Delay from AMSx Asserted ¹		(S+RA-2)*t _{sc}	к ns
t _{haa}	ARDY Asserted Hold After ARE Negated	0.0		ns
t _{DO}	Output Delay After CLKOUT ²		6.0	ns
t _{HO}	Output Hold After CLKOUT ²	0.8		ns

 1 S = number of programmed setup cycles, RA = number of programmed read access cycles.

² Output pins include $\overline{AMS3-0}$, $\overline{ABE1-0}$, ADDR19-1, \overline{AOE} , \overline{ARE} .




Figure 12. Asynchronous Memory Read Cycle Timing with Asynchronous ARDY

Asynchronous Memory Write Cycle Timing

Table 24 and Table 25 on Page 42 and Figure 13 and Figure 14 on Page 42 describe asynchronous memory write cycle operations for synchronous and for asynchronous ARDY.

Table 24. Asynchronous Memory Write Cycle Timing with Synchronous ARDY

Parameter		Min	Мах	Unit
Timing Requ	uirements			
t _{SARDY}	ARDY Setup Before the Falling Edge of CLKOUT	4.0		ns
t _{HARDY}	ARDY Hold After the Falling Edge of CLKOUT	0.0		ns
Switching C	haracteristics			
t _{DDAT}	DATA15-0 Disable After CLKOUT		6.0	ns
t _{endat}	DATA15-0 Enable After CLKOUT	1.0		ns
t _{DO}	Output Delay After CLKOUT ¹		6.0	ns
t _{HO}	Output Hold After CLKOUT ¹	0.8		ns

¹Output pins include AMS3-0, ABE1-0, ADDR19-1, DATA15-0, AOE, AWE.






Table 25. Asynchronous Memory Write Cycle Timing with Asynchronous ARDY

Parameter		Min	Max	Unit
Timing Req	uirements			
t _{DANR}	ARDY Negated Delay from AMSx Asserted ¹		(S+WA-2)*t _{sclk}	ns
t _{HAA}	ARDY Asserted Hold After ARE Negated	0.0		ns
Switching C	Tharacteristics			
t _{DDAT}	DATA15-0 Disable After CLKOUT		6.0	ns
t _{ENDAT}	DATA15-0 Enable After CLKOUT	1.0		ns
t _{DO}	Output Delay After CLKOUT ²		6.0	ns
t _{HO}	Output Hold After CLKOUT ²	0.8		ns

¹S = number of programmed setup cycles, WA = number of programmed write access cycles. ²Output pipe in clude $\overline{AMS_{-0}}$ $\overline{APE_{-0}}$ ADDP10 1 DATA15 0 \overline{AOE} \overline{AWE}

² Output pins include AMS3-0, ABE1-0, ADDR19-1, DATA15-0, AOE, AWE.




Figure 14. Asynchronous Memory Write Cycle Timing with Asynchronous ARDY

DDR SDRAM Read Cycle Timing

Table 26. DDR SDRAM Read Cycle Timing, V_{DDDDR} nominal 2.5V

Parameter	Symbol	Minimum	Maximum	Unit
Timing Requirements				
Access window of DQ to CK	tAC	TBD	TBD	ns
Access window of DQS to CK	tDQSCK	TBD	TBD	ns
DQS-DQ skew, DQS to last DQ valid	tDQSQ		0.90	ns
DQ-DQS hold, DQS to first DQ to go invalid	tQH	2.50		ns
DQS Read preamble	tRPRE	TBD		tCK
DQS Read postamble	tRPST	TBD		tCK
Switching Characteristic				
Clock Period	tCK	7.50		ns
Address and Control output SETUP time relative to clock, CK	tAS	TBD		ns
Address and Control output HOLD time relative to clock, CK	tAH	TBD		ns
TBD	TBD		TBD	ns

Mobile DDR SDRAM Read Cycle Timing

Parameter	Symbol	Minimum	Maximum	Unit
Timing Requirements				
Access window of DQ to CK	tAC	TBD	TBD	ns
Access window of DQS to CK	tDQSCK	TBD		ns
DQS-DQ skew, DQS to last DQ valid	tDQSQ		TBD	ns
DQ-DQS hold, DQS to first DQ to go invalid	tQH	TBD		ns
DQS Read preamble	tRPRE	TBD		tCK
DQS Read postamble	tRPST	TBD		tCK
Switching Characteristic				
Clock Period	tCK	TBD		ns
Address and Control output SETUP time relative to clock, CK	tAS	TBD		ns
Address and Control output HOLD time relative to clock, CK	tAH	TBD		ns
TBD	TBD		TBD	ns




Figure 15. DDR SDRAM Controller Input AC Timing

DDR SDRAM Write Cycle Timing

Table 28. DDR SDRAM Write Cycle Timing, V_{DDDDR} nominal 2.5V

Parameter	Symbol	Minimum	Maximum	Unit
Switching Characteristics				
Clock Period	tCK	7.50		ns
Write cmd to first DQS	tDQSS	TBD	TBD	tCK
DQ/DQM setup to DQS	tDS	0.90		ns
DQ/DQM hold to DQS	tDH	0.90		ns
DQS falling to CK rising (DQS setup)	tDSS	TBD		tCK
DQS falling to CK rising (DQS hold)	tDSH	TBD		tCK
DQS Hi pulse width	tDQSH	TBD		tCK
DQS Lo pulse width	tDQSL	TBD		tCK
DQS Write preamble	tWPRE	TBD		tCK
DQS Write postamble	tWPST	TBD		tCK
Address and Control output SETUP time relative to clock, CK	tAS	TBD		ns
Address and Control output HOLD time relative to clock, CK	tAH	TBD		ns
TBD	TBD		TBD	ns

Mobile DDR SDRAM Write Cycle Timing

Table 29. Mobile DDR SDRAM Write Cycle Timing, V_{DDDDR} nominal 1.8V

Parameter	Symbol	Minimum	Maximum	Unit
Switching Characteristics				
Clock Period	tCK	TBD		ns
Write cmd to first DQS	tDQSS	TBD	TBD	tCK
DQ/DQM setup to DQS	tDS	TBD		ns
DQ/DQM hold to DQS	tDH	TBD		ns
DQS falling to CK rising (DQS setup)	tDSS	TBD		tCK
DQS falling to CK rising (DQS hold)	tDSH	TBD		tCK
DQS Hi pulse width	tDQSH	TBD		tCK
DQS Lo pulse width	tDQSL	TBD		tCK
DQS Write preamble	tWPRE	TBD		tCK
DQS Write postamble	tWPST	TBD		tCK
Address and Control output SETUP time relative to clock, CK	tAS	TBD		ns
Address and Control output HOLD time relative to clock, CK	tAH	TBD		ns
TBD	TBD		TBD	ns




Figure 16. DDR SDRAM Controller Output AC Timing

External Port Bus Request and Grant Cycle Timing

Table 30 and Table 31 on Page 48 and Figure 17 and Figure 18 on Page 48 describe external port bus request and grant cycle operations for synchronous and for asynchronous BR.

Table 30. External Port Bus Request and Grant Cycle Timing with Synchronous BR

Paramete	r	Min	Max	Unit
Timing Req	uirements			
t _{BS}	BR Setup to Falling Edge of CLKOUT	4.0		ns
t _{BH}	Falling Edge of CLKOUT to BR Deasserted Hold Time	0.0		ns
Switching	Characteristics			
t _{SD}	CLKOUT Low to xMS, Address, and RD/WR disable		4.5	ns
t _{SE}	CLKOUT Low to AMSx, Address, and ARE/AWE enable		4.5	ns
t _{DBG}	CLKOUT High to BG High Setup		3.6	ns
t _{EBG}	CLKOUT High to BG Deasserted Hold Time		3.6	ns
t _{DBH}	CLKOUT High to BGH High Setup		3.6	ns
t _{EBH}	CLKOUT High to BGH Deasserted Hold Time		3.6	ns




Figure 17. External Port Bus Request and Grant Cycle Timing with Synchronous BR

Table 31.	External Port B	us Request and C	Grant Cycle	Timing with A	Asynchronous BR

Paramete	r	Min	Max	Unit
Timing Req	uirements			
t _{WBR}	BR Pulsewidth	2 x t _{SCLK}		ns
Switching (Characteristics			
t _{SD}	CLKOUT Low to xMS, Address, and RD/WR disable		4.5	ns
t _{SE}	CLKOUT Low to AMSx, Address, and ARE/AWE enable		4.5	ns
t _{DBG}	CLKOUT High to BG High Setup		3.6	ns
t _{EBG}	CLKOUT High to BG Deasserted Hold Time		3.6	ns
t _{DBH}	CLKOUT High to BGH High Setup		3.6	ns
t _{EBH}	CLKOUT High to BGH Deasserted Hold Time		3.6	ns




Figure 18. External Port Bus Request and Grant Cycle Timing with Asynchronous BR

Enhanced Parallel Peripheral Interface Timing

Table 32 and Figure 19 on Page 49 describes Enhanced ParallelPeripheral Interface operations.

Table 32. Enhanced Parallel Peripheral Interface Timing

Parameter		Minimum Maximu	m Unit
Timing Requ	uirements		
t _{PCLKW}	PPI_CLK Width	TBD	ns
t _{PCLK}	PPI_CLK Period	TBD	ns
Timing Requ	irements - GP Input and Frame Capture Modes		
t _{sfspe}	External Frame Sync Setup Before PPI_CLK	TBD	ns
t _{HFSPE}	External Frame Sync Hold After PPI_CLK	TBD	ns
t _{SDRPE}	Receive Data Setup Before PPI_CLK	TBD	ns
t _{HDRPE}	Receive Data Hold After PPI_CLK	TBD	ns
Switching C	haracteristics - GP Output and Frame Capture Modes		
t _{DFSPE}	Internal Frame Sync Delay After PPI_CLK	TBD	ns
t _{HOFSPE}	Internal Frame Sync Hold After PPI_CLK	TBD	ns
t _{DDTPE}	Transmit Data Delay After PPI_CLK	TBD	ns
t _{HDTPE}	Transmit Data Hold After PPI_CLK	TBD	ns

Enhanced Parallel Peripheral Interface Timing is TBD

Figure 19. Enhanced Parallel Peripheral Interface Timing

Serial Ports Timing

Table 33 through Table 36 on Page 51 and Figure 20 on Page 52 through Figure 22 on Page 54 describe Serial Port operations.

Table 33. Serial Ports—External Clock

Parameter		Min	Max	Unit
Timing Requ	irements			
t _{SFSE}	TFS/RFS Setup Before TSCLK/RSCLK (externally generated TFS/RFS) ¹	3.0		ns
t _{HFSE}	TFS/RFS Hold After TSCLK/RSCLK (externally generated TFS/RFS) ¹	3.0		ns
t _{SDRE}	Receive Data Setup Before RSCLK ¹	3.0		ns
t _{HDRE}	Receive Data Hold After RSCLK ¹	3.0		ns
t _{SCLKEW}	TSCLK/RSCLK Width	4.5		ns
t _{SCLKE}	TSCLK/RSCLK Period	15.0		ns
t _{RCLKE}	RSCLK Period ²	11.1		ns
Switching Cl	paracteristics			
t _{DFSE}	TFS/RFS Delay After TSCLK/RSCLK (Internally Generated TFS/RFS) ³		10.0	ns
t _{HOFSE}	TFS/RFS Hold After TSCLK/RSCLK (Internally Generated TFS/RFS ³	0.0		ns
t _{DDTE}	Transmit Data Delay After TSCLK ³		10.0	ns
t _{HDTE}	Transmit Data Hold After TSCLK ³	0.0		ns

¹ Referenced to sample edge.

² For serial port receive with external clock and external frame sync only.

³Referenced to drive edge.

Table 34. Serial Ports—Internal Clock

Parameter		Min	Max	Unit
Timing Requ	lirements			
t _{SFSI}	TFS/RFS Setup Before TSCLK/RSCLK (externally generated TFS/RFS) ¹	8.0		ns
t _{HFSI}	TFS/RFS Hold After TSCLK/RSCLK (externally generated TFS/RFS) ¹	-1.5		ns
t _{SDRI}	Receive Data Setup Before RSCLK ¹	8.0		ns
t _{HDRI}	Receive Data Hold After RSCLK ¹	-1.5		ns
t _{SCLKEW}	TSCLK/RSCLK Width	4.5		ns
t _{SCLKE}	TSCLK/RSCLK Period	15.0		ns
Switching Cl	haracteristics			
t _{DFSI}	TFS/RFS Delay After TSCLK/RSCLK (Internally Generated TFS/RFS) ²		3.0	ns
t _{HOFSI}	TFS/RFS Hold After TSCLK/RSCLK (Internally Generated TFS/RFS) ²	-1.0		ns
t _{DDTI}	Transmit Data Delay After TSCLK ²		3.0	ns
t _{HDTI}	Transmit Data Hold After TSCLK ²	-2.0		ns
t _{SCLKIW}	TSCLK/RSCLK Width	4.5		ns

 $^1\,\mathrm{Referenced}$ to sample edge.

² Referenced to drive edge.

Table 35. Serial Ports-Enable and Three-State


Parameter		Min	Мах	Unit
Switching C	haracteristics			
t _{DTENE}	Data Enable Delay from External TSCLK ¹	0		ns
t _{DDTTE}	Data Disable Delay from External TSCLK ¹		10.0	ns
t _{DTENI}	Data Enable Delay from Internal TSCLK ¹	-2.0		ns
t _{DDTTI}	Data Disable Delay from Internal TSCLK ¹		3.0	ns

¹Referenced to drive edge.


Table 36. External Late Frame Sync

Parameter		Min	Max	Unit
Switching Ch	paracteristics			
t _{DDTLFSE}	Data Delay from Late External TFS or External RFS with MCE = 1, MFD = $0^{1,2}$		10.0	ns
t _{DTENLFS}	Data Enable from late Frame Sync or MCE = 1, MFD = $0^{1,2}$	0		ns

 1 MCE = 1, TFS enable and TFS valid follow t_{DTENLFS} and t_{DDTLFSE}. 2 If external RFS/TFS setup to RSCLK/TSCLK > t_{SCLKE}/2, then t_{DDTE/I} and t_{DTENE/I} apply; otherwise t_{DDTLFSE} and t_{DTENLFS} apply.



NOTE: EITHER THE RISING EDGE OF FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.





Figure 20. Serial Ports



EXTERNAL RFS WITH MCE = 1, MFD = 0 (INTERNAL OR EXTERNAL CLOCK)

LATE EXTERNAL TFS (INTERNAL OR EXTERNAL CLOCK)







Figure 21. External Late Frame Sync (Frame Sync Setup $< t_{SCLKE}/2$)

EXTERNAL RFS WITH MCE = 1, MFD = 0



LATE EXTERNAL TFS





Serial Peripheral Interface (SPI) Port—Master Timing

Table 37 and Figure 23 describe SPI port master operations.

Table 37. Serial Peripheral Interface (SPI) Port-Master Timing

Parameter		Minimum Maxim	um Unit
Timing Requ	irements		
t _{sspidm}	Data input valid to SCK edge (data input setup)	7.5	ns
t _{HSPIDM}	SCK sampling edge to data input invalid	-1.5	ns
Switching Cl	paracteristics		
t _{SDSCIM}	$\overline{\text{SPISELx}}$ low to first SCK edge (x=0 or 1)	2t _{SCLK} – 1.5	ns
t _{spichm}	Serial clock high period	2t _{SCLK} – 1.5	ns
t _{spiclm}	Serial clock low period	2t _{SCLK} – 1.5	ns
t _{spiclk}	Serial clock period	4t _{SCLK} – 1.5	ns
t _{HDSM}	Last SCK edge to $\overline{SPISELx}$ high (x=0 or 1)	2t _{SCLK} – 1.5	ns
t _{spitdm}	Sequential transfer delay	2t _{SCLK} – 1.5	ns
t _{DDSPIDM}	SCK edge to data out valid (data out delay)	0 6	ns
t _{HDSPIDM}	SCK edge to data out invalid (data out hold)	-1.0 4.0	ns




Figure 23. Serial Peripheral Interface (SPI) Port—Master Timing

Serial Peripheral Interface (SPI) Port—Slave Timing

Table 38 and Figure 24 describe SPI port slave operations.

Table 38. Serial Peripheral Interface (SPI) Port—Slave Timing

Parameter		Minimum	Maximum	Unit
Timing Requ	uirements			
t _{SPICHS}	Serial clock high period	2t _{SCLK} – 1.5		ns
t _{SPICLS}	Serial clock low period	2t _{SCLK} – 1.5		ns
t _{spiclk}	Serial clock period	$4t_{SCLK} - 1.5$		ns
t _{HDS}	Last SCK edge to SPISS not asserted	2t _{SCLK} – 1.5		ns
t _{SPITDS}	Sequential Transfer Delay	2t _{SCLK} – 1.5		ns
t _{SDSCI}	SPISS assertion to first SCK edge	2t _{SCLK} – 1.5		ns
t _{SSPID}	Data input valid to SCK edge (data input setup)	1.6		ns
t _{HSPID}	SCK sampling edge to data input invalid	1.6		ns
Switching C	haracteristics			
t _{DSOE}	SPISS assertion to data out active	0	8	ns
t _{DSDHI}	SPISS deassertion to data high impedance	0	8	ns
t _{DDSPID}	SCK edge to data out valid (data out delay)	0	10	ns
t _{HDSPID}	SCK edge to data out invalid (data out hold)	0	10	ns




Figure 24. Serial Peripheral Interface (SPI) Port—Slave Timing

Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing

Figure 25 describes the UART ports receive and transmit operations. The maximum baud rate is SCLK/16. There is some latency between the generation of internal UART interrupts and the external data operations. These latencies are negligible at the data transmission rates for the UART.




Figure 25. UART Ports—Receive and Transmit Timing

General-Purpose Port Timing

Table 39 and Figure 26 describe general-purposeport operations.

Table 39. General-Purpose Port Timing

Parameter		Minimum	Maximum	Unit
Timing Requireme	nt			
t _{WFI}	General-Purpose Port Pin Input Pulse Width	t _{SCLK} + 1		ns
Switching Charact	eristic			
t _{GPOD}	General-Purpose Port Pin Output Delay from CLKOUT Low	0	6	ns




Figure 26. General-Purpose Port Timing

Timer Cycle Timing

Table 40 and Figure 27 describe timer expired operations. The input signal is asynchronous in "width capture mode" and "external clock mode" and has an absolute maximum input frequency of ($f_{SCLK}/2$) MHz.

Table 40. Timer Cycle Timing

Parameter		Minimum Maxi	mum Unit
Timing Cha	racteristics		
t _{WL}	Timer Pulse Width Input Low (Measured In SCLK Cycles) ¹	1t _{SCLK}	ns
t _{WH}	Timer Pulse Width Input High (Measured In SCLK Cycles) ¹	1t _{SCLK}	ns
t _{TIS}	Timer Input Setup Time Before CLKOUT Low ²	5	ns
t _{TIH}	Timer Input Hold Time After CLKOUT Low ²	-2	ns
Switching (haracteristic		
t _{HTO}	Timer Pulse Width Output (Measured In SCLK Cycles)	1t _{SCLK} (2 ³² -	1)t _{SCLK} ns
t _{TOD}	Timer Output Update Delay After CLKOUT High	6	ns

¹ The minimum pulse widths apply for TMRx signals in width capture and external clock modes.

² Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize timer flag inputs.




Figure 27. Timer Cycle Timing

ATA/ATAPI Controller Timing

Table 41. ATA/ATAPI Controller Timing

Parameter		Minimum	Maximum	Unit
Timing Requireme	nts			
TBD	TBD	TBD		ns
Switching Charact	eristic			
TBD	TBD		TBD	ns

ATA/ATAPI Controller Timing is TBD

Figure 28. ATA/ATAPI Controller Timing

Up/Down Counter/Rotary Encoder Timing

Table 42. Up/Down Counter/Rotary Encoder Timing

Parameter		Minimum	Maximum	Unit
Timing Requir	rements			
t _{wcount}	Up/Down Counter/Rotary Encoder Input Pulse Width	t _{SCLK} + 1		ns
Switching Cha	aracteristic			
t _{CIS}	Counter Input Setup Time Before CLKOUT Low ¹	TBD	TBD	ns
t _{CIH}	Counter Input Hold Time After CLKOUT Low ¹	TBS	TBD	ns

¹Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize counter inputs.




Figure 29. Up/Down Counter/Rotary Encoder Timing

SD/SDIO Controller Timing

Table 43. SD/SDIO Controller Timing

Parameter		Minimum	Maximum	Unit
Timing Requireme	nts			
TBD	TBD	TBD		ns
Switching Charac	teristic			
TBD	TBD		TBD	ns

SD/SDIO Controller Timing is TBD

Figure 30. SD/SDIO Controller Timing

MXVR Timing

Table 44 and Table 45 describe the MXVR timing requirements.

Table 44. MXVR Timing—MXI Center Frequency Requirements

Paramete	r	Fs = 38 KHz	Fs = 44.1 K	Hz Fs = 48 KHz	Unit
f _{MXI_256}	MXI Center Frequency (256Fs)	9.728	11.2896	12.288	MHz
f _{MXI_384}	MXI Center Frequency (384Fs)	14.592	16.9344	18.432	MHz
f _{MXI_512}	MXI Center Frequency (512Fs)	19.456	22.5792	24.576	MHz
f _{MXI_1024}	MXI Center Frequency (1024Fs)	38.912	45.1584	49.152	MHz

Table 45. MXVR Timing-MXI Clock Requirements

Paramet	er	Min	Max	Unit
Timing Re	equirements			
FS _{MXI}	MXI Clock Frequency Stability	-50	+50	ppm
FT _{MXI}	MXI Frequency Tolerance Over Temperature	-300	+300	ppm
DC _{MXI}	MXI Clock Duty Cycle	40	60	%

HOSTDP A/C Timing- Host Read Cycle

Table 46 describe the HOSTDP A/C Host Read Cycle timingrequirements.

Table 46. Host Read Cycle Timing Requirements

Parameter		Minimum	Maximum	Units
Timing Requi	irements			
		I		
t _{sadrdl}	HOST_ADDR and Host_CE Setup before Host_RD assertion	1.5 * t _{sclk}		ns
t _{HADRDH}	HOST_ADDR and Host_CE Hold after Host_RD assertion	2.5		ns
t _{rdwL}	Host_RD pulse width low	$t_{DRDYRDL} + t_{RDYPRD} + t_{DRDHRDY}$ (ACK mode)		ns
		1.5 * t _{sclk} + 8.7 (INT mode)		ns
t _{RDWH}	Host_RD pulse width high	2 * t _{sclk}		ns
t	Host_RD de-assertion delay after Host_ACK de-assertion	TBD		ns
Switching Ch	aracteristics			
t _{sdatrdy}	Data valid after Host_ACK assertion		t _{sclk}	ns
t _{DRDYRDL}	Host_ACK assertion delay after Host_RD	1.5 * t _{sclk} + 8.7		ns
t _{RDYPRD}	Host_ACK low pulse-width for Read access	Data Delay		ns
t _{HDARWH}	Data disable after Host_RD	1.0		ns




Figure 31. HOSTDP A/C-Host Read Cycle

HOSTDP A/C Timing- Host Write Cycle

Table 47 describes the HOSTDP A/C Host Write Cycle timing requirements.

Table 47. Host Write Cycle Timing Requirements

Paramete	r	Minimum	Maximum	Units
Timing Re	quirements			
t _{sadwrh}	HOST_ADDR/Host_CE Setup before Host_WR	(1.5 * t _{sclk})+ 10.8		ns
t _{hadwrh}	HOST_ADDR/Host_CE Hold after Host_WR	2.5		ns
t _{wrwL}	Host_WR pulse width low	$t_{DRDYWRL} + t_{RDYPRD} + t_{DWRHRDY}$ (ACK mode)		
		1.5 * t _{sclk} + 8.7 (INT mode)		ns
t _{wrwn}	Host_WR pulse width high	2 * t _{sclk}		ns
t _{dwrhrdy}	Host_WR de-assertion delay after Host_ACK de-assertion	TBD		ns
t _{hdatwh}	Data Hold after Host_WR de-assertion	2.5		ns
t _{sdatwh}	Data Setup before Host_WR de-assertion	2.5		ns
Switching	Characteristics			
t _{DRDYWRL}	Host_ACK low delay after Host_WR/Host_CE		1.5 * t _{sclk}	ns
t _{rdypwr}	Host_ACK low pulse-width for Write access			






Table 48. OTP Timing Parameters¹

Parameter		Minimum	Maximum	Unit
t _{FACC}	OTP Memory Bit Read Access Time	400		ns
t _{RPGM}	OTP Memory Charge Pump Release Time	1		μs
t _{CPS}	OTP Memory Charge Pump Setup Time		0	μs
t _{CPH}	OTP Memory Charge Pump Hold Time		0	μs
t _{PGM}	OTP Memory Bit Program Time	10		μs

¹These parameters are programmed into the OTP_TIMING register. See ADSP-BF54x Blackfin Processor Hardware Reference for details.

JTAG Test And Emulation Port Timing

Table 49 and Figure 33 describe JTAG port operations.

Table 49. JTAG Port Timing

Parameter		Minimum	Maximum	Unit
Timing Para	Imeters			
t _{TCK}	TCK Period	20		ns
t _{stap}	TDI, TMS Setup Before TCK High	4		ns
t _{HTAP}	TDI, TMS Hold After TCK High	4		ns
t _{ssys}	System Inputs Setup Before TCK High ¹	4		ns
t _{HSYS}	System Inputs Hold After TCK High ¹	5		ns
t _{TRSTW}	TRST Pulsewidth ² (measured in TCK cycles)	4		ТСК
Switching C	haracteristics			
t _{DTDO}	TDO Delay from TCK Low		10	ns
t _{DSYS}	System Outputs Delay After TCK Low ³	0	12	ns

¹System Inputs=PA15-0, PB14-0, PC15-0, PD15-0, PE15-0, PG15-0, PH13-0, PI15-0, PJ14-0, DQ15-0, DQS1-0, D15-0, ATAPI_PDIAG, CLKIN, RESET, NMI, BMODE3-0, MFS, MLF_P, and MLF_M.

² 50 MHz Maximum

³ System Outputs=PA15-0, PB14-0, PC15-0, PD15-0, PE15-0, PF15-0, PG15-0, PH13-0, PI15-0, PJ14-0, DQ15-0, DQS1-0, D15-0, DA12-0, DBA1-0, DQM1-0, DCLK0-1, DCLK0-1, DCS1-0, DCLKE, DRAS, DCAS, DWE, AMS3-0, ABE1-0, AOE, ARE, AWE, EMU, CLKOUT, CLKBUF, EXT_WAKE.




Figure 33. JTAG Port Timing

POWER DISSIPATION

Total power dissipation has two components: one due to internal circuitry (P_{INT}) and one due to the switching of external output drivers (P_{EXT}). Table 50 through Table 52 show the power dissipation for internal circuitry (V_{DDINT}).

See the *ADSP-BF549 Blackfin Processor Hardware Reference* for definitions of the various operating modes and for instructions on how to minimize system power.

Many operating conditions can affect power dissipation. System designers should refer to *Estimating Power for ADSP*-*BF542/BF544/BF547/BF548/BF549 Blackfin Processors (EE-TBD)* on the Analog Devices website (www.analog.com)—use site search on "EE-TBD." This document provides detailed information for optimizing your design for lowest power.

Table 50. Internal Power Dissipation (Hibernate mode)

	I _{DD} (nominal)	Unit
I _{DDHIBERNATE} ¹	TBD	μΑ
I _{DDRTC} ²	TBD	μA

¹Measured at V_{DDEXT} = 3.65 V with voltage regulator off (V_{DDINT} = 0 V). ²Measured at V_{DDRTC} = 3.3 V at 25°C.

Table 51.	Internal Power	Dissipation	(Deep	Sleep mode)
-----------	----------------	-------------	-------	-------------

V _{DDINT} ¹	l _{DD} (nominal ²)	Unit
0.8	TBD	mA
0.9	TBD	mA
1.0	TBD	mA
1.1	TBD	mA
1.26	TBD	mA

¹Assumes V_{DDINT} is regulated externally.

²Nominal assumes an operating temperature of 25°C.

Table 52.	Internal	Power Dissipation	n (Full On ¹ mode)
-----------	----------	--------------------------	-------------------------------

V _{DDINT} ² @ f _{CCLK}	I _{DD} (nominal ³)	Unit
0.8 @ TBD MHz	TBD	mA
0.8 @ TBD MHz	TBD	mA
0.9 @ TBD MHz	TBD	mA
1.0 @ TBD MHz	TBD	mA
1.1 @ TBD MHz	TBD	mA
1.26 @ TBD MHz	TBD	mA

¹ Processor executing 75% dual MAC, 25% ADD with moderate data bus activity.

² Assumes V_{DDINT} is regulated externally.

³Nominal assumes an operating temperature of 25°C.

TEST CONDITIONS

All timing parameters appearing in this data sheet were measured under the conditions described in this section.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving. The output enable time t_{ENA} is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown in the Output Enable/Disable diagram (Figure 34). The time $t_{ENA_MEASURED}$ is the interval from when the reference signal switches to when the output voltage reaches 2.0 V (output high) or 1.0 V (output low). Time t_{TRIP} is the interval from when the output starts driving to when the output reaches the 1.0 V or 2.0 V trip voltage. Time t_{ENA} is calculated as shown in the equation:

$$t_{ENA} = t_{ENA_MEASURED} - t_{TRIP}$$

If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_L and the load current, I_L . This decay time can be approximated by the equation:

$$t_{DECAY} = (C_L \Delta V) / I_L$$

The output disable time t_{DIS} is the difference between $t_{DIS_MEASURED}$ and t_{DECAY} as shown in Figure 34. The time $t_{DIS_MEASURED}$ is the interval from when the reference signal switches to when the output voltage decays ΔV from the measured output high or output low voltage. The time t_{DECAY} is calculated with test loads C_L and I_L , and with ΔV equal to 0.5 V.




Figure 34. Output Enable/Disable

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the equation given above. Choose ΔV to be the difference between the ADSP-BF542/4/7/8/9 processor's output voltage and the input threshold for the device requiring the hold time. A typical ΔV will be 0.4 V. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (for example, t_{DDAT} for an asynchronous memory write cycle).




Figure 35. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 36. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

ENVIRONMENTAL CONDITIONS

To determine the junction temperature on the application printed circuit board use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

 $T_I =$ Junction temperature (°C)

 T_{CASE} = Case temperature (°C) measured by customer at top center of package.

 $\Psi_{\rm TT}$ = From Table 53

 P_D = Power dissipation (see Power Dissipation on Page 64 for the method to calculate P_D)

Values of θ_{JA} are provided for package comparison and printed circuit board design considerations. θ_{JA} can be used for a first order approximation of T_1 by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 T_A = Ambient temperature (°C)

Values of θ_{JC} are provided for package comparison and printed circuit board design considerations when an external heatsink is required.

Values of θ_{JB} are provided for package comparison and printed circuit board design considerations.

In Table 53, airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JESD51-8. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

Table 53. Thermal Characteristics, 400-Ball CSP_BGA

Parameter	Condition	Typical	Unit
θ_{JA}	0 linear m/s air flow	18.4	°C/W
	1 linear m/s air flow	15.8	°C/W
	2 linear m/s air flow	15.0	°C/W
θ_{JB}		9.75	°C/W
θ_{JC}		6.37	°C/W
Ψл	0 linear m/s air flow	0.27	°C/W
	1 linear m/s air flow	0.60	°C/W
	2 linear m/s air flow	0.66	°C/W

In Table 54, airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JESD51-8. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

Table 54. Thermal Characteristics, 360-Ball PBGA

Parameter	Condition	Typical	Unit
θ_{JA}	0 linear m/s air flow	17.5	°C/W
	1 linear m/s air flow	15.2	°C/W
_	2 linear m/s air flow	14.4	°C/W
θ_{JB}		7.2	°C/W
θ _{JC}		5.9	°C/W
Ψл	0 linear m/s air flow	0.22	°C/W
	1 linear m/s air flow	0.35	°C/W
	2 linear m/s air flow	0.42	°C/W

400-BALL CSP_BGA PACKAGE

Table 55 lists the CSP_BGA package by signal for the ADSP-BF549. Table 56 on Page 70 lists the CSP_BGA package by ball number.

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
A1	B2	DA4	G16	DQS1	H18	GND	L10
A2	A2	DA5	F19	DRAS	E17	GND	L11
A3	B3	DA6	D20	DWE	E18	GND	L12
ABEO	C17	DA7	C20	EMU	R5	GND	L13
ABE1	C16	DA8	F18	EXT_WAKE	M18	GND	L14
AMS0	A10	DA9	E19	GND	A1	GND	M6
AMS1	D9	DA10	B20	GND	A13	GND	M7
AMS2	B10	DA11	F17	GND	A20	GND	M8
AMS3	D10	DA12	D19	GND	B11	GND	M9
AOE	C10	DBA0	H17	GND	D1	GND	M10
ARE	B12	DBA1	H16	GND	D4	GND	M11
ATAPI_PDIAG	P19	DCAS	F16	GND	E3	GND	M12
AWE	D12	DCLK0	E16	GND	F3	GND	M13
BMODE0	W1	DCLK0	D16	GND	F6	GND	M14
BMODE1	W2	DCLK1	C18	GND	F14	GND	N6
BMODE2	W3	DCLK1	D18	GND	G9	GND	N7
BMODE3	W4	DCLKE	B18	GND	G10	GND	N8
CLKBUF	D11	DCS0	C19	GND	G11	GND	N9
CLKIN	A11	DCS1	B19	GND	H7	GND	N10
CLKOUT	L16	DDR_VREF	M20	GND	H8	GND	N11
D0	D13	DDR_VSSR	N20	GND	H9	GND	N12
D1	C13	DQ0	L18	GND	H10	GND	N13
D2	B13	DQ1	M19	GND	H11	GND	N14
D3	B15	DQ2	L19	GND	H12	GND	P8
D4	A15	DQ3	L20	GND	J7	GND	P9
D5	B16	DQ4	L17	GND	J8	GND	P10
D6	A16	DQ5	K16	GND	J9	GND	P11
D7	B17	DQ6	K20	GND	J10	GND	P12
D8	C14	DQ7	K17	GND	J11	GND	P13
D9	C15	DQ8	K19	GND	J12	GND	R9
D10	A17	DQ9	J20	GND	K7	GND	R13
D11	D14	DQ10	K18	GND	K8	GND	R14
D12	D15	DQ11	H20	GND	K9	GND	R16
D13	E15	DQ12	J19	GND	K10	GND	U8
D14	E14	DQ13	J18	GND	K11	GND	V6
D15	D17	DQ14	J17	GND	K12	GND	Y1
DA0	G19	DQ15	J16	GND	K13	GND	Y20
DA1	G17	DQM0	G20	GND	L7	GNDMP	E7
DA2	E20	DQM1	H19	GND	L8	MFS	E6
DA3	G18	DQS0	F20	GND	L9	MLF_M	F4

Table 55.	400-Ball CSP	_BGA Ball Assignment	(Alphabetically by Signal)	(Continued)
-----------	--------------	----------------------	----------------------------	-------------

Signal	Ball No.						
MLF_P	E4	PC5	G1	PE15	W17	PH7	H4
MXI	C2	PC6	J5	PF0	K3	PH8	D5
МХО	C1	PC7	H3	PF1	J1	PH9	C4
NMI	C11	PC8	Y14	PF2	K2	PH10	C7
PA0	U12	PC9	V13	PF3	K1	PH11	C5
PA1	V12	PC10	U13	PF4	L2	PH12	D7
PA2	W12	PC11	W14	PF5	L1	PH13	C6
PA3	Y12	PC12	Y15	PF6	L4	PIO	A3
PA4	W11	PC13	W15	PF7	K4	PI1	B4
PA5	V11	PD0	P3	PF8	L3	PI2	A4
PA6	Y11	PD1	P4	PF9	M1	PI3	B5
PA7	U11	PD2	R1	PF10	M2	PI4	A5
PA8	U10	PD3	R2	PF11	M3	PI5	B6
PA9	Y10	PD4	T1	PF12	M4	PI6	A6
PA10	Y9	PD5	R3	PF13	N4	PI7	B7
PA11	V10	PD6	T2	PF14	N1	PI8	A7
PA12	Y8	PD7	R4	PF15	N2	PI9	C8
PA13	W10	PD8	U1	PG0	J4	PI10	B8
PA14	Y7	PD9	U2	PG1	K5	PI11	A8
PA15	W9	PD10	Т3	PG2	L5	PI12	A9
PB0	W5	PD11	V1	PG3	N3	PI13	С9
PB1	Y2	PD12	T4	PG4	P1	PI14	D8
PB2	T6	PD13	V2	PG5	V15	PI15	B9
PB3	U6	PD14	U4	PG6	Y17	PJ0	R20
PB4	Y4	PD15	U3	PG7	W16	PJ1	N18
PB5	Y3	PE0	V19	PG8	V16	PJ2	M16
PB6	W6	PE1	T17	PG9	Y19	PJ3	T20
PB7	V7	PE2	U18	PG10	Y18	PJ4	N17
PB8	W8	PE3	V14	PG11	U15	PJ5	U20
PB9	V8	PE4	Y16	PG12	P16	PJ6	P18
PB10	U7	PE5	W20	PG13	R18	PJ7	N16
PB11	W7	PE6	W19	PG14	Y13	PJ8	R19
PB12	Y6	PE7	R17	PG15	W13	PJ9	P17
PB13	V9	PE8	V20	PH0	W18	PJ10	T19
PB14	Y5	PE9	U19	PH1	U14	PJ11	M17
PC0	H2	PE10	T18	PH2	V17	PJ12	P20
PC1	J3	PE11	P2	PH3	V18	PJ13	N19
PC2	J2	PE12	M5	PH4	U17	RESET	C12
PC3	H1	PE13	P5	PH5	C3	RTXI	A14
PC4	G2	PE14	U16	PH6	D6	RTXO	B14

Table 55. 400-Ball CSP_BGA Ball Assignment (Alphabetically by Signal) (Continued)

Signal	Ball No.						
ТСК	V3	V _{DDDDR}	J14	V _{DDEXT}	N5	V _{DDINT}	G13
TDI	V5	V _{DDDDR}	J15	V _{DDEXT}	N15	V _{DDINT}	J6
TDO	V4	V _{DDDDR}	K14	V _{DDEXT}	P15	V _{DDINT}	J13
TMS	U5	V _{DDDDR}	K15	V _{DDEXT}	R6	V _{DDINT}	L6
TRST	T5	V _{DDEXT}	E5	V _{DDEXT}	R7	V _{DDINT}	L15
USB_DM	E2	V _{DDEXT}	E9	V _{DDEXT}	R8	V _{DDINT}	P6
USB_DP	E1	V _{DDEXT}	E10	V _{DDEXT}	R15	V _{DDINT}	P7
USB_ID	G3	V _{DDEXT}	E11	V _{DDEXT}	T7	V _{DDINT}	P14
USB_RSET	D3	V _{DDEXT}	E12	V _{DDEXT}	T8	V _{DDINT}	R10
USB_VBUS	D2	V _{DDEXT}	F7	V _{DDEXT}	T9	V _{DDINT}	R11
USB_{REF}	B1	V _{DDEXT}	F8	V _{DDEXT}	T10	V _{DDINT}	R12
USB_XI	F1	V _{DDEXT}	F13	V _{DDEXT}	T11	V _{DDINT}	U9
USB_XO	F2	V _{DDEXT}	G5	V _{DDEXT}	T12	V _{DDMP}	E8
V _{DDDDR}	F10	V _{DDEXT}	G6	V _{DDEXT}	T13	V _{DDRTC}	E13
V _{DDDDR}	F11	V _{DDEXT}	G7	V _{DDEXT}	T14	V _{DDUSB}	F5
V _{DDDDR}	F12	V _{DDEXT}	G14	V _{DDEXT}	T15	V _{DDUSB}	G4
V _{DDDDR}	G15	V _{DDEXT}	H5	V _{DDEXT}	T16	V _{DDVR}	F15
V _{DDDDR}	H13	V _{DDEXT}	H6	V _{DDINT}	F9	VROUT0	A18
V _{DDDDR}	H14	V _{DDEXT}	K6	V _{DDINT}	G8	VROUT1	A19
V _{DDDDR}	H15	V _{DDEXT}	M15	V _{DDINT}	G12	XTAL	A12

Table 56 lists the CSP_BGA package by ball number for the ADSP-BF549. Table 55 on Page 67 lists the CSP_BGA package by signal.

Table 56. 400-Ball CSP_BGA Ball Assignment (Numerically by Ball Number)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A1	GND	C1	МХО	E1	USB_DP	G1	PC5
A2	A2	C2	MXI	E2	USB_DM	G2	PC4
A3	PIO	C3	PH5	E3	GND	G3	USB_ID
A4	PI2	C4	PH9	E4	MLF_P	G4	V _{DDUSB}
A5	PI4	C5	PH11	E5	V _{DDEXT}	G5	V _{DDEXT}
A6	PI6	C6	PH13	E6	MFS	G6	V _{DDEXT}
A7	PI8	C7	PH10	E7	GND _{MP}	G7	V _{DDEXT}
A8	PI11	C8	PI9	E8	V _{DDMP}	G8	V _{DDINT}
A9	PI12	С9	PI13	E9	V _{DDEXT}	G9	GND
A10	AMS0	C10	AOE	E10	V _{DDEXT}	G10	GND
A11	CLKIN	C11	NMI	E11	V _{DDEXT}	G11	GND
A12	XTAL	C12	RESET	E12	V _{DDEXT}	G12	V _{DDINT}
A13	GND	C13	D1	E13	V _{DDRTC}	G13	V _{DDINT}
A14	RTXI	C14	D8	E14	D14	G14	V _{DDEXT}
A15	D4	C15	D9	E15	D13	G15	V _{DDDDR}
A16	D6	C16	ABE1	E16	DCLK0	G16	DA4
A17	D10	C17	ABEO	E17	DRAS	G17	DA1
A18	VROUT0	C18	DCLK1	E18	DWE	G18	DA3
A19	VROUT1	C19	DCS0	E19	DA9	G19	DA0
A20	GND	C20	DA7	E20	DA2	G20	DQM0
B1	USB_VREF	D1	GND	F1	USB_XI	H1	PC3
B2	A1	D2	USB_VBUS	F2	USB_XO	H2	PC0
B3	A3	D3	USB_RSET	F3	GND	H3	PC7
B4	PI1	D4	GND	F4	MLF_M	H4	PH7
B5	PI3	D5	PH8	F5	V _{DDUSB}	H5	V _{DDEXT}
B6	PI5	D6	PH6	F6	GND	H6	V _{DDEXT}
B7	PI7	D7	PH12	F7	V _{DDEXT}	H7	GND
B8	PI10	D8	PI14	F8	V _{DDEXT}	H8	GND
B9	PI15	D9	AMS1	F9	V _{DDINT}	H9	GND
B10	AMS2	D10	AMS3	F10	V _{DDDDR}	H10	GND
B11	GND	D11	CLKBUF	F11	V _{DDDDR}	H11	GND
B12	ARE	D12	AWE	F12	V _{DDDDR}	H12	GND
B13	D2	D13	D0	F13	V _{DDEXT}	H13	V _{DDDDR}
B14	RTXO	D14	D11	F14	GND	H14	V _{DDDDR}
B15	D3	D15	D12	F15	V _{DDVR}	H15	V _{DDDDR}
B16	D5	D16	DCLK0	F16	DCAS	H16	DBA1
B17	D7	D17	D15	F17	DA11	H17	DBA0
B18	DCLKE	D18	DCLK1	F18	DA8	H18	DQS1
B19	DCS1	D19	DA12	F19	DA5	H19	DQM1
B20	DA10	D20	DA6	F20	DQS0	H20	DQ11

Preliminary Technical Data

ADSP-BF542/4/7/8/9

Table 56. 400-Ball CSP_BGA Ball Assignment (Numerically by Ball Number) (Continued)

Ball No.	Signal						
J1	PF1	L1	PF5	N1	PF14	R1	PD2
J2	PC2	L2	PF4	N2	PF15	R2	PD3
J3	PC1	L3	PF8	N3	PG3	R3	PD5
J4	PG0	L4	PF6	N4	PF13	R4	PD7
J5	PC6	L5	PG2	N5	V _{DDEXT}	R5	EMU
J6	V _{DDINT}	L6	V _{DDINT}	N6	GND	R6	V _{DDEXT}
J7	GND	L7	GND	N7	GND	R7	V _{DDEXT}
J8	GND	L8	GND	N8	GND	R8	V _{DDEXT}
J9	GND	L9	GND	N9	GND	R9	GND
J10	GND	L10	GND	N10	GND	R10	V _{DDINT}
J11	GND	L11	GND	N11	GND	R11	V _{DDINT}
J12	GND	L12	GND	N12	GND	R12	V _{DDINT}
J13	V _{DDINT}	L13	GND	N13	GND	R13	GND
J14	V _{DDDDR}	L14	GND	N14	GND	R14	GND
J15	V _{DDDDR}	L15	V _{DDINT}	N15	V _{DDEXT}	R15	V _{DDEXT}
J16	DQ15	L16	CLKOUT	N16	PJ7	R16	GND
J17	DQ14	L17	DQ4	N17	PJ4	R17	PE7
J18	DQ13	L18	DQ0	N18	PJ1	R18	PG13
J19	DQ12	L19	DQ2	N19	PJ13	R19	PJ8
J20	DQ9	L20	DQ3	N20	DDR_VSSR	R20	PJ0
K1	PF3	M1	PF9	P1	PG4	T1	PD4
K2	PF2	M2	PF10	P2	PE11	T2	PD6
К3	PF0	M3	PF11	P3	PD0	Т3	PD10
K4	PF7	M4	PF12	P4	PD1	T4	PD12
K5	PG1	M5	PE12	P5	PE13	T5	TRST
K6	V _{DDEXT}	M6	GND	P6	V _{DDINT}	T6	PB2
K7	GND	M7	GND	P7	V _{DDINT}	T7	V _{DDEXT}
K8	GND	M8	GND	P8	GND	Т8	V _{DDEXT}
К9	GND	M9	GND	P9	GND	Т9	V _{DDEXT}
K10	GND	M10	GND	P10	GND	T10	V _{DDEXT}
K11	GND	M11	GND	P11	GND	T11	V _{DDEXT}
K12	GND	M12	GND	P12	GND	T12	V _{DDEXT}
K13	GND	M13	GND	P13	GND	T13	V _{DDEXT}
K14	V _{DDDDR}	M14	GND	P14	V _{DDINT}	T14	V _{DDEXT}
K15	V _{DDDDR}	M15	V _{DDEXT}	P15	V _{DDEXT}	T15	V _{DDEXT}
K16	DQ5	M16	PJ2	P16	PG12	T16	V _{DDEXT}
K17	DQ7	M17	PJ11	P17	PJ9	T17	PE1
K18	DQ10	M18	EXT_WAKE	P18	PJ6	T18	PE10
K19	DQ8	M19	DQ1	P19	ATAPI_PDIAG	T19	PJ10
K20	DQ6	M20	DDR_VREF	P20	PJ12	T20	PJ3

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
U1	PD8	V1	PD11	W1	BMODE0	Y1	GND
U2	PD9	V2	PD13	W2	BMODE1	Y2	PB1
U3	PD15	V3	ТСК	W3	BMODE2	Y3	PB5
U4	PD14	V4	TDO	W4	BMODE3	Y4	PB4
U5	TMS	V5	TDI	W5	PB0	Y5	PB14
U6	PB3	V6	GND	W6	PB6	Y6	PB12
U7	PB10	V7	PB7	W7	PB11	Y7	PA14
U8	GND	V8	PB9	W8	PB8	Y8	PA12
U9	V _{DDINT}	V9	PB13	W9	PA15	Y9	PA10
U10	PA8	V10	PA11	W10	PA13	Y10	PA9
U11	PA7	V11	PA5	W11	PA4	Y11	PA6
U12	PA0	V12	PA1	W12	PA2	Y12	PA3
U13	PC10	V13	PC9	W13	PG15	Y13	PG14
U14	PH1	V14	PE3	W14	PC11	Y14	PC8
U15	PG11	V15	PG5	W15	PC13	Y15	PC12
U16	PE14	V16	PG8	W16	PG7	Y16	PE4
U17	PH4	V17	PH2	W17	PE15	Y17	PG6
U18	PE2	V18	PH3	W18	PH0	Y18	PG10
U19	PE9	V19	PE0	W19	PE6	Y19	PG9
U20	PJ5	V20	PE8	W20	PE5	Y20	GND

2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Α в С D Е F G н J κ L Μ Ν Р R т U v w Y KEY: $(S) SUPPLIES: V_{DDDDR}, V_{DDMP}, V_{DDUSB}, V_{DDRTC}, V_{DDVR}$

& V_{DDEXT} R REFERENCES: VROUT0, VROUT1,DDR_V_{REF}, USB_V_{REF}

 \bigcirc GND G GROUNDS: GND_{MP}, DDR_V_{SSR}

NC O I/O SIGNALS

Figure 37. 400-Ball Mini-BGA Ground Configuration (Top View)

360-BALL PBGA PACKAGE

Table 57 lists the 360-Ball PBGA package by signal for the ADSP-BF549. Table 58 on Page 76 lists the 360-Ball PBGA package by ball number.

Table 57.	360-Ball PBGA	Ball Assignment	t (Alphabetically by Signal)
-----------	---------------	-----------------	------------------------------

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
A1	A2	DA0	F26	DQ11	V26	GND	R12
A2	B3	DA1	E26	DQ12	W26	GND	R13
A3	A3	DA2	D26	DQ13	Y26	GND	R14
ABEO	C20	DA3	C26	DQ14	AA26	GND	R15
ABE1	C19	DA4	D25	DQ15	AB26	GND	T12
AMS0	B13	DA5	E25	DQM0	N26	GND	T13
AMS1	C11	DA6	F25	DQM1	P25	GND	T14
AMS2	C10	DA7	G25	DQS0	P26	GND	T15
AMS3	С9	DA8	H25	DQS1	R25	GND	U12
AOE	C12	DA9	J25	DRAS	L26	GND	U13
ARE	A12	DA10	G26	DWE	N25	GND	U14
ATAPI_PDIAG	P24	DA11	K25	EMU	AD6	GND	U15
AWE	B12	DA12	K26	EXT_WAKE	D24	GND	V12
BMODE0	AD12	DBA0	J26	GND	A1	GND	V13
BMODE1	AD13	DBA1	H26	GND	A26	GND	V14
BMODE2	AD14	DCAS	M26	GND	B15	GND	V15
BMODE3	AD15	DCLK0	G24	GND	B2	GND	AB24
CLKBUF	D3	DCLK0	H24	GND	B25	GND	AC23
CLKIN	A15	DCLK1	E24	GND	C24	GND	AC4
CLKOUT	A25	DCLK1	F24	GND	C3	GND	AD24
D0	B17	DCLKE	M25	GND	D23	GND	AD3
D1	A17	DCS0	L25	GND	D4	GND	AE2
D2	B18	DCS1	AC26	GND	L13	GND	AF1
D3	A18	DDR_VREF	AE26	GND	M12	GND	AF26
D4	B19	DDR_VSSR	AE25	GND	M13	GNDMP	N11
D5	A19	DQ0	AC25	GND	M14	MFS	C6
D6	B20	DQ1	AB25	GND	M15	MLF_M	C7
D7	A20	DQ2	AA25	GND	N12	MLF_P	C8
D8	B21	DQ3	Y25	GND	N13	MXI	C4
D9	A21	DQ4	W25	GND	N14	МХО	C5
D10	B22	DQ5	V25	GND	N15	NMI	C14
D11	A22	DQ6	U25	GND	P11	PA0	AE13
D12	B23	DQ7	T25	GND	P12	PA1	AE12
D13	A23	DQ8	R26	GND	P13	PA2	AF13
D14	B24	DQ9	T26	GND	P14	PA3	AF12
D15	A24	DQ10	U26	GND	P15	PA4	AE11

Table 57	. 360-Ball PBGA Ba	ll Assignment	(Alphabetically by	y Signal) (Continued)
----------	--------------------	---------------	--------------------	-----------------------

Signal	Ball No.						
PA5	AF11	PC10	AE15	PF0	H3	PH4	AF17
PA6	AE10	PC11	AF15	PF1	J3	PH5	G3
PA7	AF10	PC12	AE16	PF2	L2	PH6	F3
PA8	AE9	PC13	AF16	PF3	K3	PH7	E3
PA9	AF9	PD0	P1	PF4	M2	PH8	B4
PA10	AE8	PD1	R2	PF5	L3	PH9	A4
PA11	AF8	PD2	R1	PF6	N2	PH10	B5
PA12	AE7	PD3	T2	PF7	M3	PH11	A5
PA13	AF7	PD4	T1	PF8	N3	PH12	B6
PA14	AE6	PD5	U2	PF9	P3	PH13	A6
PA15	AF6	PD6	U1	PF10	R3	PIO	B7
PB0	AD4	PD7	V2	PF11	T3	PI1	A7
PB1	AD5	PD8	V1	PF12	U3	PI2	B8
PB2	AB1	PD9	W2	PF13	V3	PI3	A8
PB3	AC1	PD10	W1	PF14	W3	PI4	B9
PB4	AC2	PD11	Y2	PF15	Y3	PI5	A9
PB5	AD2	PD12	Y1	PG0	K1	PI6	B10
PB6	AD1	PD13	AA2	PG1	L1	PI7	A10
PB7	AE1	PD14	AA1	PG2	AA3	PI8	B11
PB8	AF2	PD15	AB2	PG3	AB3	PI9	A11
PB9	AE3	PE0	AF23	PG4	AC3	PI10	B14
PB10	AF3	PE1	AF24	PG5	AE21	PI11	A14
PB11	AE4	PE2	AF25	PG6	AE20	PI12	C13
PB12	AF4	PE3	AE23	PG7	AF20	PI13	C17
PB13	AE5	PE4	AE24	PG8	AE19	PI14	C18
PB14	AF5	PE5	AD23	PG9	AF19	PI15	A13
PC0	H2	PE6	AC24	PG10	AE18	0LA	C21
PC1	H1	PE7	AD20	PG11	AF18	PJ1	C22
PC2	J2	PE8	AD21	PG12	AD19	PJ2	C23
PC3	J1	PE9	AE22	PG13	AD18	PJ3	M24
PC4	F1	PE10	AD22	PG14	AD17	PJ4	N24
PC5	G1	PE11	N1	PG15	AD16	PJ5	R24
PC6	K2	PE12	P2	PH0	AF21	PJ6	T24
PC7	G2	PE13	M1	PH1	AF22	PJ7	U24
PC8	AE14	PE14	AD25	PH2	Y24	PJ8	V24
PC9	AF14	PE15	AD26	PH3	AE17	PJ9	AA24

Table 57. 360-Ball PBGA Ball Assignment (Alphabetically by Signal) (Continued)

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
PJ10	W24	USB_XI	B1	V _{DDEXT}	L10	V _{DDINT}	K17
PJ11	J24	USB_XO	C1	V _{DDEXT}	L11	V _{DDINT}	L16
PJ12	K24	V _{DDDDR}	N16	V _{DDEXT}	L12	V _{DDINT}	L17
PJ13	L24	V _{DDDDR}	P16	V _{DDEXT}	L14	V _{DDINT}	M16
RESET	B16	V _{DDDDR}	P17	V _{DDEXT}	L15	V _{DDINT}	M17
RTXI	C15	V _{DDDDR}	R16	V _{DDEXT}	M10	V _{DDINT}	M18
RTXO	C16	V _{DDDDR}	R17	V _{DDEXT}	M11	V _{DDINT}	N17
ТСК	AD11	V _{DDDDR}	T16	V _{DDEXT}	N10	V _{DDINT}	N18
TDI	AD10	V _{DDDDR}	T17	V _{DDEXT}	P10	V _{DDINT}	P18
TDO	AD9	V _{DDDDR}	U16	V _{DDEXT}	P9	V _{DDINT}	R18
TMS	AD8	V _{DDDDR}	U17	V _{DDEXT}	R10	V _{DDMP}	K16
TRST	AD7	V _{DDEXT}	J12	V _{DDEXT}	R11	V _{DDRTC}	J14
USB_DM	D1	V _{DDEXT}	J13	V _{DDEXT}	R9	V _{DDUSB}	M9
USB_DP	E1	V _{DDEXT}	K10	V _{DDEXT}	T10	V _{DDUSB}	N9
USB_ID	E2	V _{DDEXT}	K11	V _{DDEXT}	T11	V _{DDVR}	J15
USB_RSET	D2	V _{DDEXT}	K12	V _{DDEXT}	U10	VROUT0	B26
USB_VBUS	F2	V _{DDEXT}	K13	V _{DDEXT}	U11	VROUT1	C25
USB_V _{REF}	C2	V _{DDEXT}	K14	V _{DDINT}	K15	XTAL	A16

Table 58 lists the 360-Ball PBGA package by ball number for the ADSP-BF549. Table 59 on Page 81 lists the 360-Ball PBGA package by signal.

Table 58. 360-Ball PBGA Ball Assignment (Numerically by Ball Number)


Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A1	GND	B15	GND	D3	CLKBUF	K1	PG0
A2	A1	B16	RESET	D4	GND	K2	PC6
A3	A3	B17	D0	D23	GND	K3	PF3
A4	PH9	B18	D2	D24	EXT_WAKE	K10	VDDEXT
A5	PH11	B19	D4	D25	DA4	K11	VDDEXT
A6	PH13	B20	D6	D26	DA2	K12	VDDEXT
A7	PI1	B21	D8	E1	USB_DP	K13	VDDEXT
A8	PI3	B22	D10	E2	USB_ID	K14	VDDEXT
A9	PI5	B23	D12	E3	PH7	K15	VDDINT
A10	PI7	B24	D14	E24	DCLK1	K16	VDDMP
A11	PI9	B25	GND	E25	DA5	K17	VDDINT
A12	ARE	B26	VROUT0	E26	DA1	K24	PJ12
A13	PI15	C1	USB_XO	F1	PC4	K25	DA11
A14	PI11	C2	USB_VREF	F2	USB_VBUS	K26	DA12
A15	CLKIN	C3	GND	F3	PH6	L1	PG1
A16	XTAL	C4	MXI	F24	DCLK1	L2	PF2
A17	D1	C5	MXO	F25	DA6	L3	PF5
A18	D3	C6	MFS	F26	DA0	L10	VDDEXT
A19	D5	C7	MLF_M	G1	PC5	L11	VDDEXT
A20	D7	C8	MLF_P	G2	PC7	L12	VDDEXT
A21	D9	С9	AMS3	G3	PH5	L13	GND
A22	D11	C10	AMS2	G24	DCLK0	L14	VDDEXT
A23	D13	C11	AMS1	G25	DA7	L15	VDDEXT
A24	D15	C12	AOE	G26	DA10	L16	VDDINT
A25	CLKOUT	C13	PI12	H1	PC1	L17	VDDINT
A26	GND	C14	NMI	H2	PC0	L24	PJ13
B1	USB_XI	C15	RTXI	H3	PF0	L25	DCS0
B2	GND	C16	RTXO	H24	DCLK0	L26	DRAS
B3	A2	C17	PI13	H25	DA8	M1	PE13
B4	PH8	C18	PI14	H26	DBA1	M2	PF4
B5	PH10	C19	ABE1	J1	PC3	M3	PF7
B6	PH12	C20	ABEO	J2	PC2	M9	VDDUSB
B7	PIO	C21	PJ0	J3	PF1	M10	VDDEXT
B8	PI2	C22	PJ1	J12	VDDEXT	M11	VDDEXT
B9	PI4	C23	PJ2	J13	VDDEXT	M12	GND
B10	PI6	C24	GND	J14	VDDRTC	M13	GND
B11	PI8	C25	VROUT1	J15	VDDVR	M14	GND
B12	AWE	C26	DA3	J24	PJ11	M15	GND
B13	AMS0	D1	USB_DM	J25	DA9	M16	VDDINT
B14	PI10	D2	USB_RSET	J26	DBA0	M17	VDDINT

Table 58. 360-Ball PBGA Ball Assignment (Numerically by Ball Number) (Continued)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
M18	VDDINT	R10	VDDEXT	V1	PD8	AC25	DQ0
M24	PJ3	R11	VDDEXT	V2	PD7	AC26	DCS1
M25	DCKE	R12	GND	V3	PF13	AD1	PB6
M26	DCAS	R13	GND	V12	GND	AD2	PB5
N1	PE11	R14	GND	V13	GND	AD3	GND
N2	PF6	R15	GND	V14	GND	AD4	PB0
N3	PF8	R16	VDDDDR	V15	GND	AD5	PB1
N9	VDDUSB	R17	VDDDDR	V24	PJ8	AD6	EMU
N10	VDDEXT	R18	VDDINT	V25	DQ5	AD7	TRST
N11	GNDMP	R24	PJ5	V26	DQ11	AD8	TMS
N12	GND	R25	DQS1	W1	PD10	AD9	TDO
N13	GND	R26	DQ8	W2	PD9	AD10	TDI
N14	GND	T1	PD4	W3	PF14	AD11	ТСК
N15	GND	T2	PD3	W24	PJ10	AD12	BMODE0
N16	VDDDDR	Т3	PF11	W25	DQ4	AD13	BMODE1
N17	VDDINT	T10	VDDEXT	W26	DQ12	AD14	BMODE2
N18	VDDINT	T11	VDDEXT	Y1	PD12	AD15	BMODE3
N24	PJ4	T12	GND	Y2	PD11	AD16	PG15
N25	DWE	T13	GND	Y3	PF15	AD17	PG14
N26	DQM0	T14	GND	Y24	PH2	AD18	PG13
P1	PD0	T15	GND	Y25	DQ3	AD19	PG12
P2	PE12	T16	VDDDDR	Y26	DQ13	AD20	PE7
Р3	PF9	T17	VDDDDR	AA1	PD14	AD21	PE8
P9	VDDEXT	T24	PJ6	AA2	PD13	AD22	PE10
P10	VDDEXT	T25	DQ7	AA3	PG2	AD23	PE5
P11	GND	T26	DQ9	AA24	PJ9	AD24	GND
P12	GND	U1	PD6	AA25	DQ2	AD25	PE14
P13	GND	U2	PD5	AA26	DQ14	AD26	PE15
P14	GND	U3	PF12	AB1	PB2	AE1	PB7
P15	GND	U10	VDDEXT	AB2	PD15	AE2	GND
P16	VDDDDR	U11	VDDEXT	AB3	PG3	AE3	PB9
P17	VDDDDR	U12	GND	AB24	GND	AE4	PB11
P18	VDDINT	U13	GND	AB25	DQ1	AE5	PB13
P24	ATAPI_PDIAG	U14	GND	AB26	DQ15	AE6	PA14
P25	DQM1	U15	GND	AC1	PB3	AE7	PA12
P26	DQS0	U16	VDDDDR	AC2	PB4	AE8	PA10
R1	PD2	U17	VDDDDR	AC3	PG4	AE9	PA8
R2	PD1	U24	PJ7	AC4	GND	AE10	PA6
R3	PF10	U25	DQ6	AC23	GND	AE11	PA4
R9	VDDEXT	U26	DQ10	AC24	PE6	AE12	PA1

Table 58.	360-Ball PBGA Ball Assignme	ent (Numerically by Ba	all Number) (Continued)
-----------	-----------------------------	------------------------	-------------------------

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
AE13	PA0	AE24	PE4	AF9	PA9	AF20	PG7
AE14	PC8	AE25	DDR_VSSR	AF10	PA7	AF21	PH0
AE15	PC10	AE26	DDR_VREF	AF11	PA5	AF22	PH1
AE16	PC12	AF1	GND	AF12	PA3	AF23	PE0
AE17	PH3	AF2	PB8	AF13	PA2	AF24	PE1
AE18	PG10	AF3	PB10	AF14	PC9	AF25	PE2
AE19	PG8	AF4	PB12	AF15	PC11	AF26	GND
AE20	PG6	AF5	PB14	AF16	PC13		
AE21	PG5	AF6	PA15	AF17	PH4		
AE22	PE9	AF7	PA13	AF18	PG11		
AE23	PE3	AF8	PA11	AF19	PG9		



Φ	V _{DDINT}	s	SUPPLIES: V _{DDDDR} , V _{DDMP} , V _{DDUSB} , V _{DDRTC} , V _{DDVR}	
---	--------------------	---	--	--

& V_{DDEXT} ® REFERENCES: VROUT0, VROUT1, DDR_VREF, USB_VREF

```
GROUNDS: GNDMP, DDR_VSSR
```

○ NC ○ I/O SIGNALS

Figure 38. 360-Ball PBGA Ground Configuration (Top View)

OUTLINE DIMENSIONS

Dimensions for the 17 mm \times 17 mm CSP_BGA package in Figure 39 are shown in millimeters.




Figure 39. 400-Ball, 17 mm imes 17 mm CSP_BGA (Chip Scale Package Ball Grid Array) (BC-400)

Dimensions for the 360-ball PBGA 27 mm \times 27 mm package in Figure 40 are shown in millimeters.




Figure 40. 360-Ball, 27 mm × *27 mm PBGA (B-360-1)*

SURFACE MOUNT DESIGN

Table 59 is provided as an aid to PCB design. For industry-standard design recommendations, refer to IPC-7351, GenericRequirements for Surface Mount Design and Land PatternStandard.

Table 59. BGA Data for Use with Surface Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
400-Ball CSP_BGA (Chip Scale Package Ball Grid Array) BC-400	Solder Mask Defined	0.40 mm diameter	0.50 mm diameter
360-Ball PBGA (B-360-1)	Soldier Mask Defined	0.43 mm diameter	0.56 mm diameter

ORDERING GUIDE

Part numbers that include "Z" are RoHS Compliant.

Part Number	Temperature	SpeedGrade	Operating Voltage (Nominal)	Package Description	Package Option
	Range (Ambient)	(Max)			
ADSP-BF549BBCZ-ENG	-40°C to 85°C	533 MHZ	1.25 V internal, 2.5 V or 3.3 V I/O	400-Ball CSP_BGA	BC-400
ADSP-BF549BBZ-ENG	-40°C to 85°C	533 MHZ	1.25 V internal, 2.5 V or 3.3 V I/O	360-Ball PBGA	B-360
ADSP-BF548BBCZ-5X	-40°C to 85°C	533 MHZ	1.25 V internal, 2.5 V or 3.3 V I/O	400-Ball CSP_BGA	BC-400
ADSP-BF547BBCZ-5X	-40°C to 85°C	533 MHZ	1.25 V internal, 2.5 V or 3.3 V I/O	400-Ball CSP_BGA	BC-400
ADSP-BF544BBCZ-5X	-40°C to 85°C	533 MHZ	1.25 V internal, 2.5 V or 3.3 V I/O	400-Ball CSP_BGA	BC-400
ADSP-BF542BBCZ-5X	-40°C to 85°C	533 MHZ	1.25 V internal, 2.5 V or 3.3 V I/O	400-Ball CSP_BGA	BC-400



© 2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR06512-0-12/07(PrG)

www.analog.com