

Silicon PNP Power Transistors

2SB1400

DESCRIPTION


- With TO-220Fa package
- High DC current gain
- Low collector saturation voltage
- DARLINGTON

APPLICATIONS

- For use in low frequency power amplifier applications

PINNING

PIN	DESCRIPTION
1	Base
2	Collector
3	Emitter



Absolute maximum ratings(Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V <sub>CBO</sub>	Collector-base voltage	Open emitter	-120	V
V <sub>CEO</sub>	Collector -emitter voltage	Open base	-120	V
V <sub>EBO</sub>	Emitter-base voltage	Open collector	-7	V
I <sub>C</sub>	Collector current		-6	A
I <sub>CM</sub>	Collector current-peak		-10	A
P <sub>C</sub>	Collector power dissipation	T <sub>a</sub> =25°C	2	W
		T <sub>C</sub> =25°C	25	
T <sub>j</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature		-55~150	°C

## Silicon PNP Power Transistors

## 2SB1400

## CHARACTERISTICS

T<sub>j</sub>=25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V <sub>(BR)CEO</sub>	Collector-emitter breakdown voltage	I <sub>C</sub> =-25mA; R <sub>BE</sub> =∞	-120			V
V <sub>(BR)CBO</sub>	Collector-base breakdown voltage	I <sub>C</sub> =-100 μ A; I <sub>E</sub> =0	-120			V
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage	I <sub>E</sub> =-50mA; I <sub>C</sub> =0	-7			V
V <sub>CEsat-1</sub>	Collector-emitter saturation voltage	I <sub>C</sub> =-3A ; I <sub>B</sub> =-6mA			-1.5	V
V <sub>CEsat-2</sub>	Collector-emitter saturation voltage	I <sub>C</sub> =-6A ; I <sub>B</sub> =-60mA			-3.0	V
V <sub>BEsat-1</sub>	Base-emitter saturation voltage	I <sub>C</sub> =-3A ; I <sub>B</sub> =-6mA			-2.0	V
V <sub>BEsat-2</sub>	Base-emitter saturation voltage	I <sub>C</sub> =-6A ; I <sub>B</sub> =-60mA			-3.5	V
I <sub>CBO</sub>	Collector cut-off current	V <sub>CB</sub> =-100V; I <sub>E</sub> =0			-10	μ A
I <sub>CEO</sub>	Collector cut-off current	V <sub>CE</sub> =-100V; R <sub>BE</sub> =∞			-10	μ A
h <sub>FE</sub>	DC current gain	I <sub>C</sub> =-3A ; V <sub>CE</sub> =-3V	1000		20000	

Silicon PNP Power Transistors

2SB1400

PACKAGE OUTLINE




Fig.2 Outline dimensions (unindicated tolerance:  $\pm 0.15$  mm)