

VTM[™] DC to DC Voltage Transformer









FEATURES

- 50 Vdc to 1.56 Vdc 115 A Voltage Transformer
 Operating from standard 48 V or 24 V PRM[™] regulators
- 130 A rated with reduced case temperature at 30°C
- High efficiency (>91.5%) reduces system power consumption
- High density (103 A/in²)
- "Full Chip" V•I Chip package enables surface mount, low impedance interconnect to system board
- Contains built-in protection features:
 - Overvoltage Lockout
 - Overcurrent
 - Short Circuit
 - Over Temperature
- Provides enable / disable control, internal temperature monitoring, current monitoring
- ZVS / ZCS resonant Sine Amplitude Converter topology
- Less than 50°C temperature rise at full load in typical applications

TYPICAL APPLICATION

- High End Computing Systems
- Automated Test Equipment
- High Density Power Supplies


DESCRIPTION

The V•I Chip Voltage Transformer is a high efficiency (>91.5%) Sine Amplitude Converter (SAC)TM operating from a 26 to 55 Vdc primary bus to deliver an isolated output. The Sine Amplitude Converter offers a low AC impedance beyond the bandwidth of most downstream regulators, which means that capacitance normally at the load can be located at the input to the Sine Amplitude Converter. Since the K factor of the VIV0007TFJ is 1/32, that capacitance value can be reduced by a factor of 1024, resulting in savings of board area, materials and total system cost.

The VIV0007TFJ is provided in a V•I Chip package compatible with standard pick-and-place and surface mount assembly processes. The co-molded V•I Chip package provides enhanced thermal management due to large thermal interface area and superior thermal conductivity. With high conversion efficiency the VIV0007TFJ increases overall system efficiency and lowers operating costs compared to conventional approaches. The VIV0007TFJ enables the utilization of Factorized Power ArchitectureTM providing efficiency and size benefits by lowering conversion and distribution losses and promoting high density point of load conversion.

V _{IN} = 26 to 55 V	I _{OUT} = 115 A(NOM)
$V_{OUT} = 0.81 \text{ to } 1.71 \text{ V}_{(NO LOAD)}$	K = 1/32

PART NUMBER	DESCRIPTION
VIV0007TFJ	-40°C to 125°C T _J





1.0 ABSOLUTE MAXIMUM VOLTAGE RATINGS

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

	IVIIN	<u>IVIAX</u>	UNII		IVIIN	<u>IVIAX</u>	UNII
+ IN to - IN	-1.0	60	V_{DC}	IM to - IN	0	3.15	V_{DC}
PC to - IN	-0.3	20	V_{DC}	+ IN / - IN to + OUT / - OUT (hipot)		100	V_{DC}
TM to -IN	-0.3	7.0	V_{DC}	+ IN / - IN to + OUT / - OUT (working)		60	V_{DC}
VC to - IN	11.5	16.5	V_{DC}	+ OUT to - OUT	-1.0	5.5	V_{DC}

2.0 ELECTRICAL CHARACTERISTICS

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{J}} = 25^{\circ}\text{C}$ unless otherwise noted.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
Input Voltage Range	\/	No external VC applied	26		55	\/
input voitage kange	V_{IN}	VC applied	0		55	V_{DC}
V _{IN} Slew Rate	dV _{IN} /dt				1	V/µs
V _{IN} UV Turn Off	V_{IN_UV}	Module latched shutdown, No external VC applied, I _{OUT} = 115A		18	26	V
		V _{IN} = 50 V	2		55 55 1	
No Lord Dayyan Dissipation	D	V _{IN} = 26 V to 55 V			8.3	14/
No Load Power Dissipation	P_{NL}	$V_{IN} = 50 \text{ V, } T_{C} = 25^{\circ}\text{C}$		4.59	5.5	W
		$V_{IN} = 26 \text{ V to } 55 \text{ V, } T_{C} = 25^{\circ}\text{C}$			6.3	
DC Input Current	I _{IN_DC}				4.5	А
Transfer Ratio	K	$K = V_{OUT}/V_{IN}$, $I_{OUT} = 0$ A		1/32		V/V
Output Voltage	V _{OUT}	V _{OUT} = V _{IN} • K - I _{OUT} • R _{OUT} , Section 11				V
Output Current (Average)	I _{OUT AVG}	$30^{\circ}\text{C} < \text{T}_{\text{C}} < 100^{\circ}\text{C},$ $\text{I}_{\text{OUT MAX}} = -(3/14) * \text{T}_{\text{C}} + 136.43$			115	А
	001_7.00	T _C = 30°C			55 55 1 26 7.3 8.3 5.5 6.3 4.5 115 130 200 185 1.1 1.16 1.45 1.65 3.3 200	
Output Current (Peak)	I _{OUT_PK}	T_{PEAK} <10 ms, $I_{OUT~AVG} \le 115 A$			200	А
Output Power (Average)	P _{OUT_AVG}	I _{OUT AVG} ≤ 115 A			185	W
	001_/.00	V _{IN} = 50 V, I _{OUT} = 115 A	89.3	90.4		
Efficiency (Ambient)		V _{IN} = 26 V to 55 V, I _{OUT} = 115 A	81.7			0/
Efficiency (Ambient)	η_{AMB}	V _{IN} = 50 V, I _{OUT} = 57.5 A	90.3	91.5		%
		V _{IN} = 50 V, I _{OUT} = 130 A	88.9	90.1		
Efficiency (Hot)	η_{HOT}	$V_{IN} = 50 \text{ V, T}_c = 100^{\circ}\text{C, I}_{OUT} = 115 \text{ A}$	88.3	89.9		%
Efficiency (Over Load Range)	η _{20%}	23 A < I _{OUT} < 115 A	80			%
Output Resistance (Cold)	R _{OUT_COLD}	$T_C = -40^{\circ}\text{C}, I_{OUT} = 115 \text{ A}$	0.55	0.855	1.1	mΩ
Output Resistance (Ambient)	R _{OUT AMB}	T _C = 25°C, I _{OUT} = 115 A	0.8	1.01	1.16	mΩ
Output Resistance (Hot)	R _{OUT HOT}	$T_C = 100$ °C, $I_{OUT} = 115$ A	0.9	1.175	1.45	mΩ
Switching Frequency	F _{SW}	00.	1.48	1.56	1.65	MHz
Output Ripple Frequency	F _{SW_RP}		2.96	3.12	3.3	MHz
Output Voltage Ripple	V _{OUT_PP}	$C_{OUT} = 0$ F, $I_{OUT} = 115$ A, $V_{IN} = 50$ V, 20 MHz BW, Section 12		170	200	mV
Output Inductance (Parasitic)	L _{OUT_PAR}	Frequency up to 30 MHz, Simulated J-lead model		150		рН
Output Capacitance (Internal)	C _{OUT_INT}			360		μF
PROTECTION						
OVLO	V _{IN_OVLO+}	Module latched shutdown	55.1	56.9	59.4	V
Overvoltage Lockout Response Time	$T_{\rm OVLO}$	Effective internal RC filter		0.2		μs
Output Overcurrent Trip	I _{OCP}		138	178	250	А
Short Circuit Protection Trip Current	I _{SCP}		250			А
Output Overcurrent Response Time Constant	T_{OCP}	Effective internal RC filter (Integrative).		6.5		ms
Short Circuit Protection Response Time	T _{SCP}	From detection to cessation of switching (Instantaneous)		1		μs
Thermal Shutdown Setpoint	T _{J OTP}	5 .	125	130	135	°C



3.0 SIGNAL CHARACTERISTICS

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{J}} = 25^{\circ}\text{C}$ unless otherwise noted.

VTM CONTROL: VC

- Used to wake up powertrain circuit.
- A minimum of 11.5 V must be applied indefinitely for V_{IN} < 26 V to ensure normal operation.
- VC slew rate must be within range for a successful start.
- PRM VC can be used as valid wake-up signal source.
 - VC voltage may be continuously applied; there will be no VC current drawn when V_{IN} > 26 V.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
		External VC Voltage	V _{VC_EXT}	Required for startup, and operation below 26 V. See Section 7.	11.5		16.5	V
	Steady			VC = 11.5 V, V _{IN} = 0 V		115	150	
		VC Current Draw	I _{VC}	VC = 11.5 V, V _{IN} > 26 V	0	0	0	mA
				Fault mode. VC > 11.5 V		60		
ANALOG INPUT		VC Slew Rate	dVC/dt	Required for proper startup; $0 ^{\circ}\text{C} < T_{\text{C}} < 100 ^{\circ}\text{C}$	0.001		0.25	.,,
	Start Up	VC Siew Rate	avc/at	Required for proper startup; -40 °C < T_C < 100 °C	0.0025		0.25	V/µs
		VC Inrush Current	I _{INR_VC}	VC = 16.5 V, dVC/dt = 0.25 V/µs			250	mA
	Transitional	VC to PC Delay	T _{VC_PC}	VC = 11.5 V to PC high, $V_{IN} = 0$ V, $dVC/dt = 0.25$ V/ μ s		75	125	μs
		Internal VC Capacitance	C _{VC_INT}	VC = 0 V		1		μF

PRIMARY CONTROL: PC

- The PC pin enables and disables the VTM.
 When held below 2.0 V, the VTM will be disabled.
- PC pin outputs 5 V during normal operation. PC pin is equal to 2.5 V during fault mode given $V_{IN} > 26$ V and VC > 11.5 V.
- After successful start-up and under no fault condition, PC can be used as a 5 V regulated voltage source with a 2 mA maximum current.
- Module will shutdown when pulled low with an impedance less than 850 $\Omega.$
- In an array of VTMs, connect PC pin to synchronize startup.
- PC pin can't sink current and will not disable other module during fault mode.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
		PC Voltage	V _{PC}		4.7	5	5.3	V
ANALOG	Steady	PC Source Current	I _{PC_OP}				2	mA
OUTPUT		PC Resistance (Internal)	R _{PC_INT}	Internal pull down resistor	50	150	400	kΩ
OUTFUT		PC Source Current	I _{PC_EN}		50	100	300	μΑ
	Start Up	PC Capacitance (Internal)	C _{PC_INT}	Section 7			1000	pF
		PC Resistance (External)	R _{PC_EXT}		60			kΩ
	Enable	PC Voltage	V _{PC_EN}		2	2.5	3	V
	Disable	PC Voltage (Disable)	V _{PC_DIS}				2	V
DIGITAL	Disable	PC Pull Down Current	I _{PC_PD}		5.1			mA
INPUT / OUPUT	±1	PC Disable Time	T _{PC_DIS_T}			5		μs
	Transitional	PC Fault Response Time	T _{FR_PC}	From fault to PC = 2.0 V		100		μs

TEMPERATURE MONITOR: TM

- The TM pin monitors the internal temperature of the VTM controller IC within an accuracy of ±5°C.
- Can be used as a "Power Good" flag to verify that the VTM is operating.
- The TM pin has a room temperature setpoint of 3 V and approximate gain of 10 mV/°C.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
		TM Voltage	V _{TM_AMB}	T _J controller = 27°C	2.95	3	3.05	V
ANALOG		TM Source Current	I _{TM}				100	μΑ
OUTPUT	Steady	TM Gain	A _{TM}			10		mV/°C
001101		TM Voltage Ripple	V _{TM_PP}	$C_{TM} = 0 \text{ F, } V_{IN} = 50 \text{ V,}$ $I_{OUT} = 50 \text{ A}$		120	200	mV
	Disable	TM Voltage	V _{TM_DIS}			0		V
DIGITAL OUTPUT		TM Resistance (Internal)	R _{TM_INT}	Internal pull down resistor	25	40	50	kΩ
(FAULT FLAG)	Transitional	TM Capacitance (External)	C _{TM_EXT}				50	pF
-		TM Fault Response Time	T _{FR_TM}	From fault to TM = 1.5 V		10		μs



3.0 SIGNAL CHARACTERISTICS (CONT.)


Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} < T_{J} < 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{J} = 25^{\circ}\text{C}$ unless otherwise noted.

CURRENT MONITOR: IM

- The IM pin voltage varies between 0.2 V and 1.97 V representing the output current within ±25% under all operating line temperature conditions between 50% and 100%.
- The IM pin provides a DC analog voltage proportional to the output current of the VTM.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
	IM Voltage (No Load)	V _{IM_NL}	$T_J = 25$ °C, $V_{IN} = 50$ V, $I_{OUT} = 0$ A	0.2	0.25	0.3	V	
		IM Voltage (50%)	V _{IM_50%}	$T_J = 25$ °C, $V_{IN} = 50$ V, $I_{OUT} = 57.5$ A		0.95		V
ANALOG	Steady	IM Voltage (Full Load)	V _{IM_FL}	$T_J = 25$ °C, $V_{IN} = 50$ V, $I_{OUT} = 115$ A		1.97		V
OUTPUT		IM Gain	A _{IM}	$T_J = 25$ °C, $V_{IN} = 50$ V, $I_{OUT} > 57.5$ A		18		mV/A
		IM Resistance (External)	R _{IM_EXT}		2.5			ΜΩ

4.0 TIMING DIAGRAM





5.0 APPLICATION CHARACTERISTICS

The following values, typical of an application environment, are collected at $T_J = 25^{\circ}C$ unless otherwise noted. See associated figures for general trend data.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	TYP	UNIT
No Load Power Dissipation	P _{NL}	V _{IN} = 49 V, PC enabled	3.8	W
Efficiency (Ambient)	η_{AMB}	V _{IN} = 49 V, I _{OUT} = 115 A	90.4	%
Efficiency (Hot)	ηнот	V _{IN} = 49 V, I _{OUT} = 115 A	89.4	%
Output Resistance (Ambient)	R _{OUT_AMB}	V _{IN} = 49 V	1.03	mΩ
Output Resistance (Hot)	R _{OUT_HOT}	V _{IN} = 49 V	1.21	mΩ
Output Resistance (Cold)	R _{OUT_COLD}	V _{IN} = 49 V	0.89	mΩ
Output Voltage Ripple	V _{OUT_PP}	$C_{OUT} = 0 \text{ F, } I_{OUT} = 115 \text{ A, } V_{IN} = 50 \text{ V,}$ 20 MHz BW, Section 12	167	mV
V _{OUT} Transient (Positive)	V _{OUT_TRAN+}	$I_{OUT_STEP} = 0$ A to 130A, $V_{IN} = 50$ V, $I_{SLEW} > 10$ A/us	120	mV
V _{OUT} Transient (Negative)	V _{OUT_TRAN} -	$I_{OUT_STEP} = 130 \text{ A to } 0 \text{ A, } V_{IN} = 50 \text{ V}$ $I_{SLEW} > 10 \text{ A/us}$	160	mV




Figure 1 – No load power dissipation vs. V_{IN}




Figure 3 – Efficiency and power dissipation at -40°C




Figure 2 – Full load efficiency vs. temperature




Figure 4 – Efficiency and power dissipation at 25°C






Figure 5 – Efficiency and power dissipation at 100°C




Figure 7 – Full load ripple, 100 μ F C_{IN} ; No external $C_{OUT.}$ Board mounted module, scope setting : 20 MHz analog BW, digital filter 1.5 bits -3 dB @ 12 MHz




Figure 9 – Safe operating area




Figure 6 – R_{OUT} vs. temperature




Figure 8 – V_{RIPPLE} vs. I_{OUT} ; V_{IN} No external C_{OUT} . Board mounted module, scope setting : 20 MHz analog BW, digital filter 1.5 bits -3 dB @ 12 MHz




Figure 10 – Maximum load current using $I_{OUT_MAX} = -(3/14) * T_C + 136.43$. Junction temperature less than 125°C







Figure 11 - IM voltage vs. load






Figure 13 - Full load IM voltage vs. T_{CASE}




Figure 14 – Start up from application of V_{IN} : VC pre-applied




Figure 15 - 0 A- 130 A transient response: $C_{IN} = 100 \, \mu F$, no external C_{OUT}




Figure 16 – 130 A – 0 A transient response: $C_{IN} = 100 \, \mu F$, no external C_{OUT}



6.0 GENERAL CHARACTERISTICS

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$ (T-Grade); All Other specifications are at $T_J = 25^{\circ}\text{C}$ unless otherwise noted.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
MECHANICAL						
Length	L		32.25 / 1.27	32.5 / 1.28	32.75 / 1.29	mm/in
Width	W		21.75 / 0.86	22.0 / 0.87	22.25 / 0.88	mm/in
Height	Н		6.48 / 0.255	6.73 / 0.265	6.98 / 0.275	mm/in
Volume	Vol	No heat sink		4.82 / 0.29		cm ³ /in ³
Weight	W			0.512 / 14.5		oz/g
Lead Finish		Nickel	0.51		2.03	
		Palladium	0.02		0.15	μm
		Gold	0.003		0.051	
THERMAL						
Operating Temperature	T _J		-40		125	°C
Thermal Capacity	,			9		Ws/°C
ASSEMBLY						
Peak Compressive Force		Supported by J-lead only		5	6	II
Applied to Case (Z-axis)				5	Ь	lbs
Storage Temperature	Тѕт		-40		125	°C
Moisture Sensitivity Level	MSL	225°C Reflow	5			
ECD MAIN	ESD _{HBM}	Human Body Model, "JEDEC JESD 22-A114C.01"	1000			.,
ESD Withstand	ESD _{CDM}	Charged Device Model, "JEDEC JESD 22-C101D"	400			V _{DC}
SOLDERING						
Peak Temperature During Reflow					225	°C
Peak Time Above 183°C					150	S
Peak Heating Rate During Reflow				1.5	2	°C/s
Peak Cooling Rate Post Reflow				2.5	3	°C/s
SAFETY						
Working Voltage (IN – OUT)	V _{IN_OUT}				60	VDC
Isolation Voltage (hipot)	VIN_OUT V _{HIPOT}		100		00	VDC
Isolation Capacitance	C _{IN_OUT}	Unpowered Unit	0.018	0.02	0.022	μF
Isolation Resistance	R _{IN_OUT}	onpowered offic	10	0.02	0.022	MΩ
MTBF	N_OUT	MIL HDBK 217 Plus, 25°C, Ground Benign	10	4.6		MHrs
		Telcordia Issue 2, Method I		7.19		
		cTUVus				
		cULus				
Agency Approvals / Standards		CE Mark				
		RoHS 6 of 6				



7.0 USING THE CONTROL SIGNALS VC, PC, TM, IM

VTM Control (VC) pin is an input pin which powers the internal VCC circuitry within the specified voltage range of 26 V to 55 V. This voltage is required in order for the VTM to start, and must be applied as long as the input is below 26 V. In order to ensure a proper start, the slew rate of the applied voltage must be within the specified range. VC must be applied first to activate the controller prior to the input. When the input voltage is applied, the VTM output voltage will track the input allowing for a soft-start. If the VC voltage is removed prior to the input reaching 26 V, the VTM may shut down.

Some additional notes on using the VC pin:

- In most applications, the VTM will be powered by an upstream PRM, in which case the PRM will provide a typical 10 ms VC pulse during startup. In these applications the VC pins of the PRM and VTM should be tied together.
- The fault response of the VTM is latching. A positive edge on VC, or toggling PC if VC is continuously applied, is required in order to restart the unit.
- The VTM is designed for continuous operation with VC applied.

Primary Control (PC) pin can be used to accomplish the following functions:

- Delayed start: Upon the application of VC, the PC pin will source a constant 100 μA current to the internal RC network. Adding an external capacitor will allow further delay in reaching the 2.5 V threshold for module start.
- Auxiliary voltage source: Once enabled in regular operational conditions (no fault), each VTM PC provides a regulated 5 V, 2 mA voltage source.
- Output disable: PC pin can be actively pulled down in order to disable the module. Pull down impedance shall be lower than 850 Ω .
- Fault detection flag: The PC 5 V voltage source is internally turned off as soon as a fault is detected. It is important to notice that PC doesn't have current sink capability. Therefore, in an array, PC line will not be capable of disabling neighboring modules if a fault is detected.
- Fault reset: PC may be toggled to restart the unit if VC is continuously applied.

Temperature Monitor (TM) pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- Monitor the control IC temperature: The temperature in Kelvin is equal to the voltage on the TM pin scaled by 100. (i.e. 3.0 V = 300 K = 27°C). If a heat sink is applied, TM can be used to thermally protect the system.
- Fault detection flag: The TM voltage source is internally turned off as soon as a fault is detected. For system monitoring purposes (microcontroller interface) faults are detected on falling edges of TM signal.

Current Monitor (IM) pin provides a voltage proportional to the output current of the VTM. The voltage will vary between 0.25 V and 1.97 V over the output current range of the VTM (See Figures 11–13). The accuracy of the IM pin will be within 25% under all line and temperature conditions between 50% and 100% load. The accuracy of the pin can be improved using a predictive algorithm based on the input voltage and internal temperature.

8.0 THERMAL CONSIDERATIONS

V•I Chip products are multi-chip modules whose temperature distribution varies greatly for each part number as well as with the input / output conditions, thermal management and environmental conditions. Maintaining the top of the VIV0007TFJ case to less than 100°C will keep all junctions within the V•I Chip below 125°C for most applications.

The percent of total heat dissipated through the top surface versus through the J-lead is entirely dependent on the particular mechanical and thermal environment. The heat dissipated through the top surface is typically 60%. The heat dissipated through the J-lead onto the PCB board surface is typically 40%. Use 100% top surface dissipation when designing for a conservative cooling solution.

It is not recommended to use a V•I Chip for an extended period of time at full load without proper heatsinking.

9.0 FUSE SELECTION


In order to provide flexibility in configuring power systems V•I Chip products are not internally fused. Input line fusing of V•I Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum VTM current)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I²t



10.0 VTM BLOCK DIAGRAM





11.0 SINE AMPLITUDE CONVERTER POINT OF LOAD CONVERSION

The Sine Amplitude Converter (SAC) uses a high frequency resonant tank to move energy from input to output. The resonant tank formed by Cr and leakage inductance Lr in the power transformer windings as shown in the VTM Block Diagram (See Section 10). The resonant LC tank, operated at high frequency, is amplitude modulated as function of input

voltage and output current. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving power density.

The VIV0007TFJ SAC can be simplified into the following model:




Figure 17 - V•I Chip AC model

At no load:

$$V_{OUT} = V_{IN} \cdot K \tag{1}$$

K represents the "turns ratio" of the SAC. Rearranging Eq (1):

$$K = \frac{V_{OUT}}{V_{IN}}$$
 (2)

In the presence of load, V_{OUT} is represented by:

$$V_{OLIT} = V_{IN} \cdot K - I_{OLIT} \cdot R_{OLIT}$$
 (3)

and I_{OUT} is represented by:

$$I_{OUT} = \frac{I_{IN} - I_{Q}}{K} \tag{4}$$

 R_{OUT} represents the impedance of the SAC, and is a function of the R_{DSON} of the input MOSFETs and the winding resistance of the Power transformer. I_Q represents the quiescent current of the SAC control and gate drive circuitry.

The use of DC voltage transformation provides additional interesting attributes. Assuming for the moment that R_{OUT} and

 I_Q = 0 A, Eq. (3) now becomes Eq. (2) and is essentially load independent. A resistor R is now placed in series with V_{IN} as shown in Figure 18.




Figure 18 – K = 1/32 Sine Amplitude Converter with series input resistor

The relationship between V_{IN} and V_{OUT} becomes:

$$V_{OUT} = (V_{IN} - I_{IN} \cdot R) \cdot K \tag{5}$$

Substituting the simplified version of Eq. (4) $(I_O \text{ is assumed} = 0 \text{ A})$ into Eq. (5) yields:

$$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R \cdot K^2$$
 (6)

This is similar in form to Eq. (3), where R_{OUT} is used to represent the characteristic impedance of the SAC. However, in this case a real R on the input side of the SAC is effectively scaled by K^2 with respect to the output.

Assuming that R = 1 Ω , the effective R as seen from the secondary side is 0.98 m Ω , with K = 1/32 as shown in Figure 18.

A similar exercise should be performed with the additon of a capacitor, or shunt impedance, at the input to the SAC. A switch in series with V_{IN} is added to the circuit. This is depicted in Figure 19.




Figure 19 - Sine Amplitude Converter with input capacitor

A change in V_{IN} with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{IN}}{dt}$$
 (7)

Assume that with the capacitor charged to V_{IN} , the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_{C} = I_{OUT} \cdot K \tag{8}$$

Substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{OUT} = \frac{C}{K^2} \cdot \frac{dV_{OUT}}{dt}$$
 (9)

Writing the equation in terms of the output has yielded a K^2 scaling factor for C, this time in the denominator of the equation. For a K factor less than unity, this results in an effectively larger capacitance on the output when expressed in terms of the input. With a K=1/32 as shown in Figure 19, $C=1~\mu F$ would effectively appear as $C=1024~\mu F$ when viewed from the output.

Low impedance is a key requirement for powering a high current, low voltage load efficiently. A switching regulation stage should have minimal impedance, while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit, scaling down series impedance leading back to the source and scaling up shunt capacitance (or energy storage) as a function of its K factor squared. However, these benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables magnetic components to be small since magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies reduces core losses as well.

The two main terms of power loss in the VTM module are:

- No load power dissipation (P_{NL}): defined as the power used to power up the module with an enabled power train at no load.
- Resistive loss (R_{OUT}): refers to the power loss across the VTM modeled as pure resistive impedance.

$$P_{\text{DISSIPATED}} = P_{\text{NL}} + P_{\text{ROLIT}} \tag{10}$$

Therefore,

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{ROLIT}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{\text{OUT}}}{P_{\text{IN}}} = \frac{P_{\text{IN}} - P_{\text{NL}} - P_{\text{ROUT}}}{P_{\text{IN}}}$$
(12)

$$= \frac{V_{IN} \cdot I_{IN} - P_{NL} - (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}}$$

$$= 1 - \left(\frac{P_{NL} + (I_{OUT})^2 \cdot R_{OUT}}{V_{INI} \cdot I_{INI}} \right)$$

12.0 INPUT AND OUTPUT FILTER DESIGN

A major advantage of a SAC system versus a conventional PWM converter is that the former does not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving high power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

- 1. Guarantee low source impedance.
 - To take full advantage of the VTM dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. The connection of the V•I Chip to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100 nH, the input should be bypassed with a RC damper to retain low source impedance and stable operation. A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.
- 2. Further reduce input and/or output voltage ripple without sacrificing dynamic response.
 - Given the wide bandwidth of the VTM, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the VTM multiplied by its K factor.
- 3. Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures.
 - The V•I Chip input/output voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it. A criterion for protection is the maximum amount of energy that the input or output switches can tolerate if avalanched.

13.0 CAPACITIVE FILTERING CONSIDERATIONS FOR A SINE AMPLITUDE CONVERTER

It is important to consider the impact of adding input and output capacitance to a Sine Amplitude Converter on the system as a whole. Both the capacitance value, and the effective impedance of the capacitor must be considered.

A Sine Amplitude Converter has a DC R_{OUT} value which has already been discussed in section 11. The AC R_{OUT} of the SAC contains several terms:

- Resonant tank impedance
- Input lead inductance and internal capacitance
- Output lead inductance and internal capacitance

The values of these terms are shown in the behavioral model in section 11. It is important to note on which side of the transformer these impedances appear and how they reflect across the transformer given the K factor.

The overall AC impedance varies from model to model but for most models it is dominated by DC R_{OUT} value from DC to beyond 500 KHz. The behavioral model in section 11 should be used to approximate the AC impedance of the specific model.

Any capacitors placed at the output of the VTM reflect back to the input of the VTM by the square of the K factor (Eq. 9) with the impedance of the VTM appearing in series. It is very important to keep this in mind when using a PRM to power the VTM. Most PRMs have a limit on the maximum amount of capacitance that can be applied to the output. This capacitance includes both the PRM output capacitance and the VTM output capacitance reflected back to the input. In PRM remote sense applications, it is important to consider the reflected value of VTM output capacitance when designing and compensating the PRM control loop.

Capacitance placed at the input of the VTM appear to the load reflected by the K factor, with the impedance of the VTM in series. In step-down VTM ratios, the effective capacitance is increased by the K factor. The effective ESR of the capacitor is decreased by the square of the K factor, but the impedance of the VTM appears in series. Still, in most step-down VTMs an electrolytic capacitor placed at the input of the VTM will have a lower effective impedance compared to an electrolytic capacitor placed at the output. This is important to consider when placing capacitors at the output of the VTM. Even though the capacitor may be placed at the output, the majority of the AC current will be sourced from the lower impedance, which in most cases will be the VTM. This should be studied carefully in any system design using a VTM. In most cases, it should be clear that electrolytic output capacitors are not necessary to design a stable, well-bypassed system.



14.0 CURRENT SHARING

The SAC topology bases its performance on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with some resistive drop and positive temperature coefficient.

This type of characteristic is close to the impedance characteristic of a DC power distribution system, both in behavior (AC dynamic) and absolute value (DC dynamic).

When connected in an array with the same K factor, the VTM module will inherently share the load current with parallel units, according to the equivalent impedance divider that the system implements from the power source to the point of load.

It is important to notice that, when successfully started, VTMs are capable of bi-directional operation. Reverse power transfer is enabled if the VTM input falls within its operating range and the VTM is otherwise enabled. In parallel arrays, because of R_{OUT}, circulating currents are never experienced due to energy conservation law.

Some general recommendations to achieve matched array impedances:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide the PCB layout as symmetric as possible.
- Apply same input / output filters (if present) to each unit.

For further details see <u>AN:016 Using BCM™ Bus Converters in High Power Arrays</u>.




Figure 20 – VTM array

15.0 REVERSE INRUSH CURRENT PROTECTION

The VIV0007TFJ provides reverse inrush protection which prevents reverse current flow until the input voltage is high enough to first establish current flow in the forward direction. In the event that there is a DC voltage present on the output before the VTM is powered up, this feature protects sensitive loads from excessive dV/dT during power up as shown in Figure 21.

If a voltage is present at the output of the VTM which satisfies the condition $V_{OUT} > V_{IN} \bullet K$ after a successful power up the energy will be transferred from secondary to primary. The input to output ratio of the VTM will be maintained. The VTM will continue to operate in reverse as long as the input and output voltages are within the specified range. The VIV0007TFJ has not been qualified for continuous reverse operation.




Figure 21 – Reverse inrush protection



16.0 LAYOUT CONSIDERATIONS

The VIV0007TFJ requires equal current density along the output J-leads to achieve rated efficiency and output power level. The negative output J-leads are not connected internally and must be connected on the board as close to the VTM as possible. The layout must also prevent the high output current of the VIV0007TFJ from interfering with the input-referenced signals.

To achieve these requirements, the following layout guidelines are recommended:

- The total current path length from any point on the V_{+OUT} J-leads to the corresponding point on the V_{-OUT} J-leads should be equal (see Figure 22) .
- Use vias along the negative output J-leads to connect the negative output to a common power plane.
- Use sufficient copper weight and number of layers to carry the output current to the load or to the output connectors.
- Be sure to include enough vias along both the positive and negative J leads to distribute the current among the layers of the PCB.
- Do not run input-referenced signal traces (VC, PC, TM and IM) between the layers of the secondary outputs.
- Run the input-referenced signal traces (VC, PC, TM and IM) such that V_{-IN} shields the signals. See <u>AN:005 FPA Printed</u> <u>Circuit Board Layout Guidelines</u> for more details.

Equalizing the current paths is most easily accomplished by centering the VTM output J-leads between the output connections of the PCB and by designing the board such that the layout is symmetric from both sides of the output and from the front and back ends of the output as shown in Figures 23 and 24.




Figure 22 - Equal current path




Figure 23 – Symmetric layout






Figure 24 – Symmetric layout



17.0 MECHANICAL DRAWING



17.1 RECOMMENDED LAND PATTERN




17.2 RECOMMENDED LAND PATTERN FOR PUSH PIN HEAT SINK

RECOMMENDED LAND PATTERN (NO GROUNDING CLIPS) TOP SIDE SHOWN 36.50 [1.437] 2.95 ± 0.07 Ø [0.116 ± 0.003] (2) PL. DASHED LINE (18.25 [0.719] VIC POSITION NON-PLATED SEE NOTE 1 (3.50) 7.63 [0.300] [0.138] (22.26) [0.876] [0.276] (31.48) 2.51 [0.099 [1.239] 39.50 (1.555 SEE NOTE 2A

RECOMMENDED LAND PATTERN (With GROUNDING CLIPS)

TOP SIDE SHOWN



NOTES: 1. MAINTAIN 3.50 [0.138] DIA. KEEP-OUT ZONE FREE OF COPPER, ALL PCB LAYERS.

2. (A) MINIMUM RECOMMENDED PITCH IS 39.50 [1.555], THIS PROVIDES 7.00 [0.275] COMPONENT EDGE-TO-EDGE SPACING, AND 0.50 [0.020] CLEARANCE BETWEEN VICOR HEAT SINKS.

(B) MINIMUM RECOMMENDED PITCH IS 41.00 [1.614], THIS PROVIDES 8.50 [0.334] COMPONENT EDGE-TO-EDGE SPACING, AND 2.00 [0.079] CLEARANCE BETWEEN VICOR HEAT SINKS.

- 3. V-I CHIP LAND PATTERN SHOWN FOR REFERENCE ONLY; ACTUAL LAND PATTERN MAY DIFFER. DIMENSIONS FROM EDGES OF LAND PATTERN TO PUSH-PIN HOLES WILL BE THE SAME FOR ALL FULL SIZE V-ICHIP PRODUCTS.
- 4. Rohs compliant Per CST-0001 Latest revision.
- 5. UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE MM [INCH]. TOLERANCES ARE: X.X [X.XX] = ±0.3 [0.01] X.XX [X.XXX] = ±0.13 [0.005]
- 6. PLATED THROUGH HOLES FOR GROUNDING CLIPS (33855) SHOWN FOR REFERENCE. HEATSINK ORIENTATION AND DEVICE PITCH WILL DICTATE FINAL GROUNDING SOLUTION.

Click here to view original mechanical drawing on the Vicor website.



Warranty

Vicor products are guaranteed for two years from date of shipment against defects in material or workmanship when in normal use and service. This warranty does not extend to products subjected to misuse, accident, or improper application or maintenance. Vicor shall not be liable for collateral or consequential damage. This warranty is extended to the original purchaser only.

EXCEPT FOR THE FOREGOING EXPRESS WARRANTY, VICOR MAKES NO WARRANTY, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Vicor will repair or replace defective products in accordance with its own best judgement. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Information published by Vicor has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Vicor reserves the right to make changes to any products without further notice to improve reliability, function, or design. Vicor does not assume any liability arising out of the application or use of any product or circuit; neither does it convey any license under its patent rights nor the rights of others. Vicor general policy does not recommend the use of its components in life support applications wherein a failure or malfunction may directly threaten life or injury. Per Vicor Terms and Conditions of Sale, the user of Vicor components in life support applications assumes all risks of such use and indemnifies Vicor against all damages.

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor components are not designed to be used in applications, such as life support systems, wherein a failure or malfunction could result in injury or death. All sales are subject to Vicor's Terms and Conditions of Sale, which are available upon request.

Specifications are subject to change without notice.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,145,186; 7,166,898; 7,187,263; 7,202,646; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

Vicor Corporation

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: custserv@vicorpower.com Technical Support: apps@vicorpower.com

