

1 MEG UVEPROM

UV Erasable Programmable Read-Only Memory

AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 5962-89614
- MIL-STD-883


FEATURES

- Organized 131,072 x 8
- Single $+5V \pm 10\%$ power supply
- Operationally compatible with existing megabit EPROMs
- Industry standard 32-pin ceramic dual-in-line package
- All inputs/outputs fully TTL compatible
- 8-bit output for use in microprocessor-based systems
- Very high-speed SNAP! Pulse Programming
- Power-saving CMOS technology
- 3-state output buffers
- 400mV minimum DC noise immunity with standard TTL loads
- Latchup immunity of 250 mA on all input and output pins
- No pullup resistors required
- Low power dissipation (Vcc = 5.5V)
 ✓ Active 165 mW Worst Case
 ✓ Standby 0.55 mW Worst Case (CMOS-input levels)

OPTIONS	MARKING
• Timing	
120ns access	-12
150ns access	-15
200ns access	-20

- Package(s) Ceramic DIP (600mils) J or ECA No. 114
- Operating Temperature Ranges Military (-55°C to +125°C) M

For more products and information please visit our web site at www.austinsemiconductor.com



GENERAL DESCRIPTION

The SMJ27C010A series are 131072 by 8-bit (1048576bit), ultaviolet (UV) light erasable, electrically programmable read-only memories (EPROMs).


These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors. Each output can drive one Series 54 TTL circuit without external resistors.

The SMJ27C010A EPROM is offered in a ceramic dual-in-line package (J suffix) designed for insertion in mounting-hole rows on 15.2mm (600mil) centers.

These EPROMs operate from a single 5V supply (in the read mode), and therefore, are ideal for use in microprocessor-based systems. One other 13V supply is needed for programming. All programming signals are TTL level. These devices are programmable using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13V and a V_{CC} of 6.5V for a nominal programming time of thirteen seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.



FUNCTIONAL BLOCK DIAGRAM*



* This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J package illustrated.

OPERATION

The seven modes of operation are listed in Table 1. The read mode requires a single 5V supply. All inputs are TTL level except for V_{pp} during programming (13V for SNAP! Pulse), and 12V on A9 for signature mode.

		MODE*								
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	RE MODE		
E\	V_{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V	, IL		
G\	V _{IL}	V _{IH}	Х	V _{IH}	V _{IL}	Х	V	, IL		
PGM\	Х	Х	Х	V _{IL}	V _{IH}	Х)	X		
V _{PP}	V _{CC}	V _{CC}	V _{CC}	V _{PP}	V _{PP}	V _{PP}	V _{CC}			
V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V	CC		
A9	Х	Х	Х	Х	Х	Х	V _H **	V _H **		
A0	Х	Х	Х	Х	Х	Х	V _{IL}	V _{IH}		
							CO	DE		
DQ0-DQ7	Data Out	High-Z	High-Z	Data In	Data Out	High-Z	MFG	DEVICE		
							97	D6		

TABLE 1. OPERATION MODES

* X can be V_{IL} or V_{IH} .

 $**V_{\rm H} = 12V \pm 0.5V$



READ/OUTPUT DISABLE

When the outputs of two or more SMJ27C010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the $E \setminus \text{and } G \setminus \text{pins}$. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

LATCHUPIMMUNITY

Latchup immunity on the SMJ27C010A is a minimum of 250mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the printed circuit board level when the devices are interfaced to industry-standard TTL or MOS logic devices. The input/ output layout approach controls latchup without compromising performance or packing density.

POWER DOWN

Active I_{CC} supply current can be reduced from 30mA to 500µA by applying a high TTL input on E\ and to 100µA by applying a high CMOS input on E\. In this mode all outputs are in the high-impedance state.

ERASURE

Before programming, the SMJ27C010A EPROM is erased by exposing the chip through the transparent lid to a highintensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity x exposure time) is 15-W s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure; therefore, when using the SMJ27C010A, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

SNAP! PULSE PROGRAMMING

The SMJ27C010A is programmed by using the SNAP! Pulse programming algorithm as illustrated by the flow chart (Figure 1). This algorithm programs in a nominal time of thirteen seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to ten 100 μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{pp} = 13V$, $V_{CC} = 6.5V$, $E \setminus = V_{IL}$, and $G \setminus = V_{IH}$. Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, PGM \setminus is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5V \pm 10\%$.

PROGRAM INHIBIT

Programming can be inhibited by maintaining high level inputs on the $E \setminus or$ the PGM $\setminus pins$.

PROGRAM VERIFY

Programmed bits can be verified with $V_{pp} = 13V$ when $G = V_{II}$, and $E = V_{II}$, and $PGM = V_{IH}$.

SIGNATURE MODE

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for these devices is 97D6. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code D6 (Hex), as shown in Table 2.


IDENTIFIER*					PI	NS				
IDENTIFIER	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	V _{IH}	1	1	0	1	0	1	1	0	D6

TABLE 2. SIGNATURE MODES

* E\ = G\ = V_{IL}, A1 - A8 = V_{IL}, A9 = V_H, A10 - A16 = V_{IL}, V_{PP} = V_{CC}.



FIGURE 1. SNAP! PULSE PROGRAMMING FLOW CHART





ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

** All voltage values are with respect to GND.

RECOMMENDED OPERATING CONDITIONS

				MIN	NOM	MAX	UNIT
V _{CC}	Supply Voltage	Read Mode ¹		4.5	5	5.5	V
*CC	Cupply Voltage	SNAP! Pulse programming a	algorithm	6.25	6.5	6.75	V
V _{PP}	Supply Voltage	Read Mode ²		V _{CC} -0.6	V_{CC}	V _{CC} +0.6	V
* PP	Cupply Voltage	SNAP! Pulse programming a	SNAP! Pulse programming algorithm		13	13.25	V
VIH	High-lovel DC inc	igh-level DC input voltage CMOS		2		V _{CC} +0.5	V
ЧН				V _{CC} -0.2		V _{CC} +0.5	V
V.	Low lovel DC inpu	it voltage	TTL	-0.5		0.8	V
۷IL	V _{IL} Low-level DC input voltage		CMOS	-0.5		GND+0.2	V
T _A	T _A Operating free-air temperature		-55		125	°C	

NOTES:

1. V_{CC} must be applied before or at the same time as V_{pp} and removed after or at the same time as V_{pp} . The deivce must not be inserted into or removed from the board when V_{pp} or V_{CC} is applied.

2. During programming, V_{pp} must be maintained at 13V ± 0.25V.

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
Varia	High-level DC output voltage		Ι _{ΟΗ} = -20μΑ	V _{CC} -0.2		V	
V _{OH}	High-level DC output voltage		I _{OH} = -2.5mA	3.5		v	
V _{OL}	Low-level DC output voltage		I _{OL} = 2.1mA		0.4	V	
VOL	Low-level DC output voltage		Ι _{ΟL} = 20μΑ		0.1	v	
l _l	Input current (leakage)		$V_{I} = 0V$ to 5.5V		±1	μA	
Ι _Ο	Output current (leakage)		$V_{O} = 0V$ to V_{CC}		±1	μA	
I _{PP1}	V _{PP} supply current		$V_{PP} = V_{CC} = 5.5V$		10	μA	
I _{PP2}	V _{PP} supply current (during prog	ram pulse)	V _{PP} = 13V		50	mA	
1	V _{CC} supply current (standby)	TTL-Input Level	V _{CC} = 5.5V, E\=V _{IH}		500		
I _{CC1}	VCC supply current (standby)	CMOS-Input Level	$V_{CC} = 5.5V, E = V_{CC} \pm 0.2V$		100	μA	
			E\=V _{IL} , V _{CC} =5.5V				
I _{CC2}	V _{CC} supply current (active) (out	put open)	t _{cycle} = minimum cycle time,	30		mA	
	outputs open ¹						

NOTES:



Austin Semiconductor, Inc.

CAPACITANCE OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPER-ATING FREE-AIR TEMPERATURE, f = 1MHz*

PARAMETER		PARAMETER TEST CONDITIONS		MAX	UNIT
CI	Input capacitance	$V_I = 0V, f = 1MHz$	4	8	pF
Co	Output capacitance	$V_0 = 0V$, f= 1 MHz	6	10	pF

* Capacitance measurements are made on sample basis only.

** All typical values are at $T_A = 25^{\circ}C$ and nominal voltages.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF OPERATING CONDITIONS^{1,2}

	PARAMETER		ST -12		-12		-15		-20		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
t _{a(A)}	Access time from address			120		150		200	ns		
t _{a(E)}	Access time from chip enable	$C_L = 100 pF$		120		150		200	ns		
t _{en(G)}	Output enable time from G\	1 Series 74		55		75		75	ns		
t _{dis}	Output disable time from G\ or E whichever occurs first ³	TTL Load, Input t _r < 20ns,	0	50	0	60	0	60	ns		
t _{v(A)}	Output data valid time after change of address, E or G whichever occurs first ³	Input t _f < 20ns	0		0		0		ns		

NOTES:

1. For all switching characteristics, the input pulse levels are 0.4V to 2.4V. Timing measurements are made at 2V for logic high and 0.8V for logic low. (Reference AC testing waveform)

2. Common test conditions apply for t_{dis} except during programming.

3. Value calculated from 0.5V delta to measured output level.

SWITCHING CHARACTERISTICS FOR PROGRAMMING: $V_{cc} = 6.5V$ and $V_{pp} = 13V$ (SNAP! Pulse), $T_A = 25^{\circ}C^{1}$

	PARAMETER	MIN	MAX	UNIT
t _{dis(G)}	Disable, Output disable time from G\	0	130	ns
t _{en(G)}	Enable, Output enable time from G\		150	ns

NOTE: 1. For all switching characteristics, the input pulse levels are 0.4V to 2.4V. Timing measurements are made at 2V for logic high and 0.8V for logic low (reference AC testing waveform).


TIMING REQUIREMENTS FOR PROGRAMMING

			MIN	TYP	MAX	UNIT
t _{w(PGM)}	Pulse duration, program	SNAP! Pulse Programming Algorithm	95	100	105	μs
t _{su(A)}	Setup Time, Address		2			μs
t _{su(E)}	Setup Time, E\		2			μs
t _{su(G)}	Setup Time, G\					μs
t _{su(D)}	Setup Time, Data					μs
t _{su(Vpp)}	Setup Time, V _{PP}		2			μs
t _{su(Vcc)}	Setup Time, V _{CC}		2			μs
t _{h(A)}	Hold time, address		0			μs
t _{h(D)}	Hold time, data		2			μs

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.




PARAMETER MEASUREMENT INFORMATION



NOTES: 1. C_L includes probe and fixture capacitance.

FIGURE 2. AC TEST OUTPUT LOAD CIRCUIT WAVEFORM



AC testing inputs are driven at 2.4V for logic high and 0.4V for logic low. Timing measurements are made at 2V for logic high and 0.8V for logic low for both inputs and outputs.





FIGURE 3. READ-CYCLE TIMING



Austin Semiconductor, Inc.

FIGURE 4. PROGRAM-CYCLE TIMING (SNAP! PULSE PROGRAMMING)



* $t_{dis(G)}$ and $t_{en(G)}$ are characteristics of the device but must be accommodated by the programmer.

** 13V V_{PP} and 6.5V V_{CC} for SNAP! Pulse programming.

UVEPROM

SMJ27C010A


AS27C010A





MECHANICAL DEFINITION*

ASI Case #114 (Package Designator J or ECA) SMD 5962-89614, Case Outline X



	SMD Specifications					
SYMBOL	MIN	MAX				
A		0.225				
b	0.014	0.026				
b1	0.045	0.065				
b2	0.008	0.018				
D		1.680				
E	0.510	0.620				
е	0.100	BSC				
E1	0.600	BSC				
L1	0.125	0.200				
Ĺ	0.015	0.070				

NOTE: These dimensions are per the SMD. ASI's package dimensional limits may differ, but they will be within the SMD limits.



ORDERING INFORMATION

EXAMPLE: SMJ27C010A-12JM

Device Number	Speed ns	Package Type	Process
SMJ27C010A	-12	J	*
SMJ27C010A	-15	J	*
SMJ27C010A	-20	J	*

EXAMPLE: AS27C010A-15ECAM

Device Number	Speed ns	Package Type	Process
AS27C010A	-12	ECA	*
AS27C010A	-15	ECA	*
AS27C010A	-20	ECA	*

*AVAILABLE PROCESSES

M = Extended Temperature Range

-55°C to +125°C



ASI TO DSCC PART NUMBER CROSS REFERENCE*

ASI Package Designator ECA

TI Part #** AS27C010A-12ECAM AS27C010A-15ECAM

SMD Part # 5962-8961420QYA

5962-8961419QYA 5962-8961417QYA

AS27C010A-20ECAM

ASI Package Designator J

TI Part #**

SMD Part # 5962-8961420QXA

5962-8961419QXA

5962-8961417QXA

SMJ27C010A-12JM SMJ27C010A-15JM SMJ27C010A-20JM

SEMICONDUCTOR