

Features

Input voltage: 3.6V to 18V Output voltage: 0.8V to V_{CC} Output current: up to 4A

Duty ratio: 0% to 99% PWM control Oscillation frequency: 300KHz typ.

Soft-start like, Current limit and Enable function

Thermal Shutdown function

Built-in internal SW P-channel MOS

SOP-8L-DEP: Available in "Green" Molding Compound (No Br, Sb)

Lead Free Finish / RoHS Compliant (Note 1)

General Description


AP1539 consists of step-down switching regulator with PWM control. These devices include a reference voltage source, oscillation circuit, error amplifier, internal PMOS.

AP1539 provides low-ripple power, high efficiency, and excellent transient characteristics. The PWM control circuit is able to vary the duty ratio linearly from 0 up to 99%. This converter also contains an error amplifier circuit as well as a soft-start circuit that prevents overshoot at startup. An enable function, an over current protect function and a short circuit protect function are built inside, and when OCP or SCP happens, the operation frequency will be reduced from 300KHz to 50KHz. Also, an internal compensation block is built in to minimum external component count. With the addition of an internal P-channel Power MOS, a coil, capacitors, and a diode connected externally, these ICs can function as step-down switching regulators. They serve as ideal power supply units for portable devices when coupled with the SOP-8L-DEP mini-package, providing such outstanding features as low current consumption. Since this converter can accommodate an input voltage up to 18V, it is also suitable for the operation via an AC adapter.

Applications

- PC Motherboard
- LCD Monitor
- Graphic Card
- DVD-Video Player
- Telecom Equipment
- ADSL Modem
- Printer and other Peripheral Equipment
- Microprocessor core supply

Ordering Information



		Package	Packaging	13" Tape and Reel	
	Device	Code	(Note 2)	Quantity	Part Number Suffix
Pb,	AP1539SDPG-13	SDP	SOP-8L-DEP	2500/Tape & Reel	-13

Notes:

^{1.} EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at


http://www.diodes.com/products/lead_free.html

^{2.} Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at



Pin Assignments

SOP-8L-DEP (Dual Exposed Pads)




Notes: 3. Exposed pad 1 is connected to VSS and exposed pad 2 is connected to Output. The board layout for exposed pads needs to be considered to avoid short circuit.

Pin Descriptions

Pin Name	Pin No.	Description
FB	1	Feedback pin
EN	2	Power-off pin H: Normal operation (Step-down operation) L: Step-down operation stopped (All circuits deactivated)
OCSET	3	Add an external resistor to set max output current
Vcc	4	IC power supply pin
Output 5, 6 Switch Pin. Connect external inductor/diode at this pin to reduce EMI		Switch Pin. Connect external inductor/diode here. Minimize trace area at this pin to reduce EMI
V _{SS}	7, 8	GND Pin



Block Diagram



Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
ESD HBM	Human Body Model ESD Protection	D Protection 7	
ESD MM	Machine Model ESD Protection	450	V
V _{CC}	Vcc Pin Voltage	V_{SS} - 0.3 to V_{SS} + 20	V
V_{FB}	Feedback Pin Voltage	V_{SS} - 0.3 to V_{CC}	V
V_{EN}	EN Pin Voltage	V_{SS} - 0.3 to V_{CC}	٧
V_{OUT}	Switch Pin Voltage	V_{SS} - 0.3 to V_{CC}	V
P _D	Power Dissipation	Internally limited	mW
TJ	Operating Junction Temperature Range	-40 to +125	°C
T _{ST}	Storage Temperature Range	-65 to +150	°C

Caution: The absolute maximum ratings are rated values exceeding which the product could suffer physical damage.

These values must therefore not be exceeded under any conditions.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V _{IN}	Input Voltage (Note 4)	3.6	18	V
l _{out}	Output Current	0	4	Α
T _A	Operating Ambient Temperature	20	+85	°C

Notes: 4. For the operations in low input voltage, AP1539 can tolerate down to 3.6V but max output current loading will be less than 4A. For nominal applications in such low input voltage range, especially lower than 4V, a higher ROCSET with larger heat sink is recommended.



Electrical Characteristics


 $(V_{IN} = 12V, T_A = 25^{\circ}C, unless otherwise specified)$

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V_{FB}	Feedback Voltage	I _{OUT} = 0.1A	0.784	0.8	0.816	V
I _{FB}	Feedback Bias Current	$I_{OUT} = 0.1A$	-	0.1	0.5	μΑ
I _{SHDN}	Current Consumption During Power Off	V _{EN} = 0V	-	10	-	μΑ
ΔV_{OUT} / V_{IN}	Line Regulation	V _{IN} = 5V~18V	-	1	2	%
ΔV_{OUT} / V_{OUT}	Load Regulation	I _{OUT} = 0.1 to 4A	-	0.2	0.5	%
fosc	Oscillation Frequency	Measure waveform at SW pin	240	300	400	KHz
f _{OSC1}	Frequency of Current Limit or Short Circuit Protection	Measure waveform at SW pin	-	50	-	KHz
V_{IH}	EN Pin Input Voltage	Evaluate oscillation at SW pin	2.0	-	-	V
V_{IL}	Livi iii iiiput voitage	Evaluate oscillation stop at SW pin	-	-	0.8	V
I _{SH}	EN Pin Input Leakage Current	EN Pin High	-	20	-	μA
I _{SL}	Elv i ili ilipat Leakage Garrent	EN Pin Low	-	-10	-	μΑ
I _{OCSET}	OCSET Pin Bias Current		75	90	105	μΑ
R _{DS(ON)}	Internal MOSFET R _{DS(ON)}	$V_{IN} = 5V$, $V_{FB} = 0V$	-	90	-	mΩ
TOS(ON)		$V_{IN} = 12V, V_{FB} = 0V$	-	50	-	11122
EFFI	Efficiency	$V_{IN} = 12V, V_{OUT} = 5V$ $I_{OUT} = 4A$	-	92	-	%
T _{SHDN}	Thermal shutdown threshold		-	150	-	°C
T _{HYS}	Thermal shutdown hysteresis		-	55	-	°C
Ө _{ЈС}	Thermal Resistance Junction-to-Case	SOP-8L-DEP (Note 5)	-	26	-	°C/W

Notes: 5. Test condition for SOP-8L-DEP: Devices mounted on 2oz copper, minimum recommended pad layout on top & bottom layer with thermal vias, double sided FR-4 PCB.



Typical Application Circuit



 $V_{OUT} = V_{FB} \times (1 + R_A/R_B)$ $R_B = 0.7K^{\sim}5K$ ohm


6. Suggested DIODES Power Schottky P/N: B540 series or PDS540.


- 7. Suggested C_{OUT} for V_{OUT} < 1V; $680\mu F$. 8. Typical feedback compensation (Cc): 5600pF.








Typical Performance Characteristics






















Typical Performance Characteristics (Continued)












Test Circuit





Functional Descriptions

PWM Control

The AP1539 is a DC/DC converter that employs pulse width modulation (PWM) scheme. Its pulse width varies in the range of 0% to 99%, based on the output current loading. The output ripple voltage caused by the PWM high frequency switching can easily be reduced through an output filter. Therefore, this converter provides a low ripple output supply over a broad range of input voltage & output current loading

Under Voltage Lockout

The under voltage lockout circuit of the AP1539 assures that the high-side MOSFET driver remains in the off state whenever the supply voltage drops below 3.3V. Normal operation resumes once $V_{\rm CC}$ rises above 3.5V.

Current Limit Protection

The current limit threshold is set by external resistor R_{OCSET} connected from V_{CC} supply to OCSET pin. The internal sink current I_{OCSET} (90uA typical) across this resistor sets the voltage at OCSET pin. When the PWM voltage is less than the voltage at OCSET, an over-current condition is triggered.

The current limit threshold is given by the following equation:

$$I_{PEAK} \times R_{DS(ON)} = I_{OCSET} \times R_{OCSET}$$
 $I_{PEAK} > I_{OUT(MAX)} + \frac{(\Delta I)}{2}$

where,

$$\Delta I = \frac{V_{IN} - V_{OUT}}{F_{SX}L} x \frac{V_{OUT}}{V_{IN}}$$

 I_{PEAK} is the output peak current; $R_{DS\;(ON)}$ is the MOSFET ON resistance; F_S is the PWM frequency (300KHz typical). Also, the inductor value will affect the ripple current $\Delta I.$

The above equation is recommended for input voltage range of 5V to 18V. For input voltage lower than 5V, higher than 18V or ambient temperature over 100°C, higher R_{OCSET} is recommended.

The recommended minimum ROCSET value is summarized below:

Vout	V _{IN} (V)		
(V)	5V	12V	18V
0.8	6.8K	3.9K	4.7K
1.0	6.8K	3.9K	4.7K
1.2	6.8K	3.9K	4.7K
1.8	6.8K	3.9K	4.7K
2.5	6.8K	3.9K	4.7K
3.3	6.8K	3.9K	4.7K
5.0	N/A	3.9K	5.6K

Inductor Selection

For most designs, the operates with inductors of $22\mu H$ to $33\mu H$. The inductor value can be derived from the following equation:

$$L = \frac{(V_{IN} - V_{OUT})T_{ON}}{2 \times \Delta I_L \times f_{osc}}$$

Where ΔI_L is inductor Ripple Current. Large value inductors lower ripple current and small value inductors result in high ripple current. Choose inductor ripple current approximately 15% of the maximum load current 4A, ΔI_L =0.6A. The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation (4A+0.3A).

Input Capacitor Selection

This capacitor should be located close to the IC using short leads and the voltage rating should be approximately 1.5 times the maximum input voltage. The RMS current rating requirement for the input capacitor of a buck regulator is approximately 1/2 the DC load current. A low ESR input capacitor sized for maximum RMS current must be used. A 470 μ F low ESR capacitor for most applications is sufficient.

Output Capacitor Selection

The output capacitor is required to filter the output voltage and provides regulator loop stability. The important capacitor parameters are the 100KHz Equivalent Series Resistance (ESR), the RMS ripples current rating, voltage rating and capacitance value. For the output capacitor, the ESR value is the most important parameter. The output ripple can be calculated from the following formula.

$$V_{RIPPLE} = \Delta I_L \times ESR$$

The bulk capacitor's ESR will determine the output ripple voltage and the initial voltage drop after a high slew-rate transient.

An aluminum electrolytic capacitor's ESR value is related to the capacitance and its voltage rating. In most case, higher voltage electrolytic capacitors have lower ESR values. Most of the time, capacitors with much higher voltage ratings may be needed to provide the low ESR values required for low output ripple voltage.

PCB Layout Guide


If you need low T_C & T_J or large PD (Power Dissipation), The dual SW pins(5& 6) and Vss pins(7& 8)on the SOP-8L package are internally connected to die pad, The evaluation board should be allowed for maximum copper area at output (SW) pins.

- Connect FB circuits (R₁, R₂, C₁) as closely as possible and keep away from inductor flux for pure V_{FB}.
- Connect C3 to Vcc and Vss pin as closely as possible to get good power filter effect.
- 3. Connect R4 to Vcc and OCSET pin as closely as possible.
- Connect ground side of the C2 & D1 & C4 as closely as possible and use ground plane for best performance.




Functional Description (Continued)


Keep the gap of exposed pads from short circuit.



Use vias to conduct the heat into the backside of PCB layer. The heat sink at output (SW) pins should be allowed for maximum solder-painted area.



Recommended exposed-pads gap: 30~40mil (0.75~1mm)



Brown: IC exposed pads. Red: recommended layout. Reference pads layout dimension:

Output: 90 x 50 mil Vss: 90 x 60 mil



Functional Description (Continued)





Figure: Layout numbering comparison.

Marking Information


(1) SOP-8L-DEP





Package Information (All Dimensions in mm)

(1) Package type: SOP-8L-DEP



IMPORTANT NOTICE

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on our website, harmless against all damages.

LIFE SUPPORT

Diodes Incorporated products are not authorized for use as critical components in life support devices or systems without the expressed written approval of the President of Diodes Incorporated.