

# CAT9554, CAT9554A

# 8-bit I<sup>2</sup>C and SMBus I/O Port with Interrupt



## **FEATURES**

- 400kHz I<sup>2</sup>C bus compatible <sup>(1)</sup>
- 2.3V to 5.5V operation
- Low stand-by current
- 5V tolerant I/Os
- 8 I/O pins that default to inputs at power-up
- High drive capability
- Individual I/O configuration
- Polarity inversion register
- Active low interrupt output
- Internal power-on reset
- No glitch on power-up
- Noise filter on SDA/SCL inputs
- Cascadable up to 8 devices
- Industrial temperature range
- RoHS-compliant 16-lead SOIC and TSSOP, and 16-pad TQFN (4 x 4mm) packages

### **APPLICATIONS**

BLOCK DIAGRAM<sup>(1)</sup>

- White goods (dishwashers, washing machines)
- Handheld devices (cell phones, PDAs, digital cameras)
- Data Communications (routers, hubs and servers)

## DESCRIPTION

The CAT9554 and CAT9554A are CMOS devices that provide 8-bit parallel input/output port expansion for I<sup>2</sup>C and SMBus compatible applications. These I/O expanders provide a simple solution in applications where additional I/Os are needed: sensors, power switches, LEDs, pushbuttons, and fans.


The CAT9554/9554A consist of an input port register, an output port register, a configuration register, a polarity inversion register and an I<sup>2</sup>C/SMBuscompatible serial interface.

Any of the eight I/Os can be configured as an input or output by writing to the configuration register. The system master can invert the CAT9554/9554A input data by writing to the active-high polarity inversion register.

The CAT9554/9554A features an active low interrupt output which indicates to the system master that an input state has changed.


The device's extended addressing capability allows up to 8 devices to share the same bus. The CAT9554A is identical to the CAT9554 except the fixed part of the I<sup>2</sup>C slave address is different. This allows up to 16 of devices (eight CAT9554 and eight CAT9554A) to be connected on the same bus.

#### For Ordering Information details, see page 15.




#### Notes: (1) All I/Os are set to inputs at RESET.

## **PIN CONFIGURATION**



### TQFN 4 x 4mm (HV4) (Top View)



## **PIN DESCRIPTION**

SOIC / TSSOP	TQFN	Pin Name	Function		
1	15	A0	Address Input 0		
2	16	A1	Address Input 1		
3	1	A2	Address Input 2		
4-7	2-5	I/O <sub>0-3</sub>	Input/Output Port 0 to Input/Output Port 3		
8	6	V <sub>SS</sub>	Ground		
9-12	7-10	I/O <sub>4-7</sub>	Input/Output Port 4 to Input/Output Port 7		
13	11	ĪNT	Interrupt Output (open drain)		
14	12	SCL	Serial Clock		
15	13	SDA	Serial Data		
16	14	V <sub>CC</sub>	Power Supply		

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Parameters	Ratings	Units
V <sub>CC</sub> with Respect to Ground	-0.5 to +6.5	V
Voltage on Any Pin with Respect to Ground	-0.5 to +5.5	V
DC Current on I/O <sub>0</sub> to I/O <sub>7</sub>	±50	mA
DC Input Current	±20	mA
V <sub>CC</sub> Supply Current	85	mA
V <sub>SS</sub> Supply Current	100	mA
Package Power Dissipation Capability ( $T_A = 25^{\circ}C$ )	1.0	W
Junction Temperature	+150	°C
Storage Temperature	-65 to +150	°C

## **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Reference Test Method	Min	Units
$V_{ZAP}^{(2)}$	ESD Susceptibility	JEDEC Standard JESD 22	2000	Volts
I <sub>LTH</sub> <sup>(2)(3)</sup>	Latch-up	JEDEC Standard 17	100	mA

Notes:

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

(2) This parameter is tested initially and after a design or process change that affects the parameter.

(3) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to  $V_{cc}$  +1V.

## **D.C. OPERATING CHARACTERISTICS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
V <sub>cc</sub>	Supply voltage		2.3		5.5	V
I <sub>CC</sub>	Supply current	Operating mode; $V_{CC} = 5.5V$ ; no load; $f_{SCL} = 100kHz$	_	104	175	μA
I <sub>stbl</sub>	Standby current	Standby mode; $V_{CC} = 5.5V$ ; no load; $V_I = V_{SS}$ ; $f_{SCL} = 0kHz$ ; I/O = inputs	—	550	700	μA
I <sub>stbh</sub>	Standby current	Standby mode; $V_{CC} = 5.5V$ ; no load; $V_I = V_{CC}$ ; $f_{SCL} = 0kHz$ ; $I/O = inputs$	—	0.25	1	μA
$V_{POR}$	Power-on reset voltage	No load; $V_1 = V_{CC}$ or $V_{SS}$	—	1.5	1.65	V
SCL, SDA	A, INT				•	•
V <sub>IL</sub> <sup>(1)</sup>	Low level input voltage		-0.5		$0.3 \times V_{CC}$	V
V <sub>IH</sub> <sup>(1)</sup>	High level input voltage		0.7 x V <sub>CC</sub>	_	5.5	V
I <sub>OL</sub>	Low level output current	$V_{OL} = 0.4V$	3	_	_	mA
ΙL	Leakage current	$V_{I} = V_{CC} \text{ or } V_{SS}$	-1	—	+1	μA
C <sub>1</sub> <sup>(2)</sup>	Input capacitance	$V_1 = V_{SS}$	—		6	pF
C <sub>0</sub> <sup>(2)</sup>	Output capacitance	$V_{O} = V_{SS}$	—	—	8	pF
A0, A1, A	.2					
$V_{IL}$ <sup>(1)</sup>	Low level input voltage		-0.5		0.8	V
$V_{IH}$ $^{(1)}$	High level input voltage		2.0		5.5	V
l <sub>LI</sub>	Input leakage current		-1		1	μA
l/Os						
VIL	Low level input voltage		-0.5		0.8	V
V <sub>IH</sub>	High level input voltage		2.0		5.5	V
		$V_{OL} = 0.5V; V_{CC} = 2.3V^{(3)}$	8	10	—	mA
		$V_{OL} = 0.7 \text{ V}; V_{CC} = 2.3 \text{ V}^{(3)}$	10	13	—	mA
L.	Low level output	$V_{OL} = 0.5 \text{ V}; V_{CC} = 4.5 \text{ V}^{(3)}$	8	17	—	mA
I <sub>OL</sub>	current	$V_{OL} = 0.7 \text{ V}; V_{CC} = 4.5 \text{ V}^{(3)}$	10	24	_	mA
		$V_{OL} = 0.5 \text{ V}; V_{CC} = 3.0 \text{ V}^{(3)}$	8	14	—	mA
		$V_{OL} = 0.7 \text{ V}; V_{CC} = 3.0 \text{ V}^{(3)}$	10	19	—	mA
		$I_{OH} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}^{(4)}$	1.8	_	_	V
		$I_{OH}$ = -10 mA; $V_{CC}$ = 2.3 V <sup>(4)</sup>	1.7	_	_	V
N/	High level output	$I_{OH} = -8 \text{ mA}; V_{CC} = 3.0 \text{ V}^{(4)}$	2.6		_	V
V <sub>OH</sub>	voltage	$I_{OH}$ = -10 mA; $V_{CC}$ = 3.0 V <sup>(4)</sup>	2.5		_	V
		$I_{OH} = -8 \text{ mA}; V_{CC} = 4.75 \text{ V}^{(4)}$	4.1		—	V
		$I_{OH}$ = -10 mA; $V_{CC}$ = 4.75 V <sup>(4)</sup>	4.0		_	V
I <sub>IH</sub>	Input leakage current	$V_{CC} = 3.6V; V_1 = V_{CC}$			1	μA
I <sub>IL</sub>	Input leakage current	$V_{CC} = 5.5V; V_1 = V_{SS}$	—	—	-100	μA
C <sub>1</sub> <sup>(2)</sup>	Input capacitance		—		5	pF
C <sub>0</sub> <sup>(2)</sup>	Output capacitance		—	—	8	pF

#### Notes:

(1)  $V_{IL\ min}$  and  $V_{IH\ max}$  are reference values only and are not tested.

This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested. The total current sunk by all I/Os must be limited to 100mA and each I/O limited to 25mA maximum. (2)

(4) The total current sourced by all I/Os must be limited to 85mA.

<sup>(3)</sup> 

## A.C. CHARACTERISTICS

 $V_{CC}$  = 2.3V to 5.5V;  $T_{A}$  = -40°C to +85°C, unless otherwise specified.  $^{(1)}$ 

Symbol	Parameter	Stand	ard I <sup>2</sup> C	Fast I <sup>2</sup> C		Units
Gymbol		Min	Max	Min	Max	Units
F <sub>SCL</sub>	Clock Frequency		100		400	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		μs
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		μs
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		ns
$t_R^{(2)}$	SDA and SCL Rise Time		1000		300	ns
$t_{F}^{(2)}$	SDA and SCL Fall Time		300		300	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	4		0.6		μs
t <sub>BUF</sub> <sup>(2)</sup>	Bus Free Time Between STOP and START	4.7		1.3		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9	μs
t <sub>DH</sub>	Data Out Hold Time	100		50		ns
T <sub>i</sub> <sup>(2)</sup>	Noise Pulse Filtered at SCL and SDA Inputs		100		100	ns

Parameter	Min	Max	Units
]			
Output Data Valid		200	ns
Input Data Setup Time	100		ns
Input Data Hold Time	1		μs
ming			
Interrupt Valid		4	μs
Interrupt Reset		4	μs
	Journal       Output Data Valid       Input Data Setup Time       Input Data Hold Time       ming       Interrupt Valid	J     Output Data Valid       Input Data Setup Time     100       Input Data Hold Time     1       ming     Interrupt Valid	J     Output Data Valid     200       Input Data Setup Time     100       Input Data Hold Time     1       ming     4


Notes:


(1) Test conditions according to "AC Test Conditions" table.

(2) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.

## A.C. TEST CONDITIONS

Input Rise and Fall time	≤ 10ns
CMOS Input Voltages	$0.2V_{CC}$ to $0.8V_{CC}$
CMOS Input Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$
TTL Input Voltages	0.4V to 2.4V
TTL Input Reference Voltages	0.8V, 2.0V
Output Reference Voltages	0.5V <sub>CC</sub>
Output Load: SDA, INT	Current Souce $I_{OL} = 3mA$ ; $C_L = 100pF$
Output Load: I/Os	Current Source: $I_{OL}/I_{OH} = 10$ mA; $C_L = 50$ pF





## **PIN DESCRIPTION**

#### SCL: Serial Clock

The serial clock input clocks all data transferred into or out of the device. The SCL line requires a pull-up resistor if it is driven by an open drain output.

#### **SDA: Serial Data/Address**


The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs. A pull-up resistor must be connected from SDA line to  $V_{CC}$ . The value of the pull-up resistor,  $R_P$ , can be calculated based on minimum and maximum values from Figure 2 and Figure 3 (see Note).


## A0, A1, A2: Device Address Inputs


These inputs are used for extended addressing capability. The A0, A1, A2 pins should be hardwired to  $V_{CC}$  or  $V_{SS}$ . When hardwired, up to eight CAT9554/9554As may be addressed on a single bus system. The levels on these inputs are compared with corresponding bits, A2, A1, A0, from the slave address byte.

#### I/O<sub>0</sub> to I/O<sub>7</sub>: Input / Output Ports

Any of these pins may be configured as input or output. The simplified schematic of  $I/O_0$  to  $I/O_7$  is shown in Figure 4. When an I/O is configured as an input, the Q1 and Q2 output transistors are off creating a high impedance input with a weak pull-up resistor (typical 100k $\Omega$ ). If the I/O pin is configured as an output, the push-pull output stage is enabled. Care should be taken if an external voltage is applied to an I/O pin configured as an output due to the low impedance paths that exist between the pin and either V<sub>CC</sub> or V<sub>SS</sub>.









**Note:** According to the Fast Mode I<sup>2</sup>C bus specification, for bus capacitance up to 200pF, the pull up device can be a resistor. For bus loads between 200pF and 400pF, the pull-up device can be a current source (Imax = 3mA) or a switched resistor circuit.

#### **INT:** Interrupt Output

The open-drain interrupt output is activated when one of the port pins configured as an input changes state (differs from the corresponding input port register bit state). The interrupt is deactivated when the input returns to its previous state or the input port register is read. Changing an I/O from an output to an input may cause a false interrupt if the state of the pin does not match the contents of the input port register.




Figure 4. Simplified Schematic of I/O<sub>0</sub> to I/O<sub>7</sub>

## FUNCTIONAL DESCRIPTION

The CAT9554 and CAT9554A general purpose input/ output (GPIO) peripherals provide up to eight I/O ports, controlled through an I<sup>2</sup>C compatible serial interface

The CAT9554/54A support the I<sup>2</sup>C Bus data transmission protocol. This I<sup>2</sup>C Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT9554/9554A operate as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

#### **I<sup>2</sup>C BUS PROTOCOL**

The features of the  $\ensuremath{^{2}\text{C}}$  bus protocol are defined as follows:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 5).

#### START AND STOP CONDITIONS

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of

SDA when SCL is HIGH. The CAT9554/9554A monitors the SDA and SCL lines and will not respond until this condition is met.


A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

#### **DEVICE ADDRESSING**


After the bus Master sends a START condition, a slave address byte is required to enable the CAT9554/9554A for a read or write operation. The four most significant bits of the slave address are fixed as binary 0100 for the CAT9554 (Figure 6) and as 0111 for the CAT9554A (Figure 7). The CAT9554/9554A uses the next three bits as address bits.


The address bits A2, A1 and A0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7-bit slave address is the  $R/\overline{W}$  bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected.

Following the START condition and the slave address byte, the CAT9554/9554A monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT9554/9554A then performs a read or a write operation depending on the state of the R/W bit.











#### ACKNOWLEDGE

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 5).

The CAT9554/9554A respond with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT9554/9554A begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT9554/9554A will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue a STOP condition to return the CAT9554/9554A to the standby power mode and place the device in a known state.

#### **REGISTERS AND BUS TRANSACTIONS**

The CAT9554/9554A consist of an input port register, an output port register, a polarity inversion register and a configuration register. Table 1 shows the register address table. Tables 2 to 5 list Register 0 through Register 3 information.

Table	1.	Register	Command	Byte
-------	----	----------	---------	------

Command (hex)	Protocol	Function
0x00	Read byte	Input port register
0x01	Read/write byte	Output port register
0x02	Read/write byte	Polarity inversion register
0x03	Read/write byte	Configuration register

The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read.

The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

#### Table 2. Register 0 – Input Port Register

bit	<sub>7</sub>	$I_6$	$I_5$	$I_4$	l <sub>3</sub>	$I_2$	I <sub>1</sub>	I <sub>0</sub>
default	1	1	1	1	1	1	1	1

#### Table 3. Register 1 – Output Port Register

bit	O <sub>7</sub>	O <sub>6</sub>	<b>O</b> <sub>5</sub>	O <sub>4</sub>	O <sub>3</sub>	O <sub>2</sub>	O <sub>1</sub>	<b>O</b> <sub>0</sub>
default	1	1	1	1	1	1	1	1

#### Table 4. Register 2 – Polarity Inversion Register

bit	N <sub>7</sub>	$N_6$	$N_5$	$N_4$	$N_3$	$N_2$	$N_1$	$N_0$
default	0	0	0	0	0	0	0	0

#### Table 5. Register 3 – Configuration Register

bit	C <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	<b>C</b> <sub>0</sub>
default	1	1	1	1	1	1	1	1




Figure 8. Acknowledge Timing

The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Bit values in this register have no effect on I/O pins defined as inputs. Reads from the output port register reflect the value that is in the flip-flop controlling the output, not the actual I/O pin value.

The polarity inversion register allows the user to invert the polarity of the input port register data. If a bit in this register is set ("1") the corresponding input port data is inverted. If a bit in the polarity inversion register is cleared ("0"), the original input port polarity is retained.

The configuration register sets the directions of the ports. Set the bit in the configuration register to enable

the corresponding port pin as an input with a high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At power-up, the I/Os are configured as inputs with a weak pull-up resistor to  $V_{CC}$ .

Data is transmitted to the CAT9554/9554A registers using the write mode shown in Figure 9 and Figure 10.

The CAT9554/9554A registers are read according to the timing diagrams shown in Figure 11 and Figure 12. Once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte will be sent.




Figure 9. Write to Output Port Register






Figure 10. Write to Configuration or Polarity Inversion Register

#### POWER-ON RESET OPERATION

When the power supply is applied to  $V_{CC}$  pin, an internal power-on reset pulse holds the CAT9554/9554A in a reset state until  $V_{CC}$  reaches  $V_{POR}$  level. At this point, the reset condition is released

and the internal state machine and the CAT9554/9554A registers are initialized to their default state.









Figure 12. Read Input Port Register


## PACKAGE OUTLINE DRAWINGS

SOIC 16-Lead 150mils (W)  $^{(1)\,(2)}$ 




SYMBOL	MIN	NOM	MAX
A	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	9.80	9.90	10.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8º

TOP VIEW



SIDE VIEW




END VIEW


#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC standard MS-012


## TSSOP 16-Lead 4.4mm (Y) (1) (2)



SYMBOL	MIN	NOM	МАХ		
Α			1.10		
A1	0.05		0.15		
A2	0.85		0.95		
b	0.19		0.30		
С	0.13		0.20		
D	4.90		5.10		
E	6.30		6.50		
E1	4.30		4.50		
е		0.65 BSC			
L	1.00 REF				
L1	0.45		0.75		
θ1	0°		8°		



SIDE VIEW





END VIEW

#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC standard MO-153.

# TQFN 16-Pad 4 x 4mm (HV4) (1) (2)





Notes:

(1) All dimensions are in millimeters. Angles in degrees.

0.65 BSC

\_


0.65

(2) Complies with JEDEC standard MO-220.

0.45

e L

## **EXAMPLE OF ORDERING INFORMATION**



## **ORDERING PART NUMBER**

Part Number	Package	Lead Finish	Part Number	Package	Lead Finis
CAT9554WI-G	SOIC	NiPdAu	CAT9554AWI-G	SOIC	NiPdAu
CAT9554WI-GT2	SOIC	NiPdAu	CAT9554AWI-GT2	SOIC	NiPdAu
CAT9554YI-G	TSSOP	NiPdAu	CAT9554AYI-G	TSSOP	NiPdAu
CAT9554YI-GT2	TSSOP	NiPdAu	CAT9554AYI-GT2	TSSOP	NiPdAu
CAT9554HV4I-G	TQFN	NiPdAu	CAT9554AHV4I-G	TQFN	NiPdAu
CAT9554HV4I-GT2	TQFN	NiPdAu	CAT9554AHV4I-GT2	TQFN	NiPdAu

Notes:

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) The device used in the above example is a CAT9554WI-GT2 (SOIC, Industrial Temperature, NiPdAu, Tape & Reel, 2,000/Reel).
- (4) For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

#### **REVISION HISTORY**

Date	Revision	Description
08-Jul-05	А	Initial Issue
28-Jun-06	В	Update Features Add Applications Update Descriptions Update Pin Description Table Update Absolute Maximum Ratings Update D.C. Operating Characteristics Update A.C. Operating Characteristics Update A.C. Characteristics Update A.C. Test Conditions Update Pin Description Update Figure 2, Figure 4, Figure 5, Figure 8 and Figure 12 Update Functional Description Update Package Drawings Update Ordering Information
21-Jan-08	С	Update Package Outline Drawings Update Example of Ordering Information Update Ordering Part Number Change Document number from 25088
24-Apr-08	D	Delete TQFN package in Matte-Tin. Update Package Outline Drawing - TQFN 16-Pad 4 x 4mm
02-June-08	E	Update Package Outline Drawing - TQFN 16-Pad 4 x 4mm
01-Dec-08	F	Update A.C. Characteristics table to include Standard I <sup>2</sup> C and Fast I <sup>2</sup> C. Change logo and fine print to ON Semiconductor

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized or use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product cand create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center: Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative