




L6731D

Adjustable step-down controller with synchronous rectification dedicated to DDR memory

Features

- Input voltage range from 1.8 V to 14 V
- Supply voltage range from 4.5 V to 14 V
- Adjustable output voltage down to 0.6 V with $\pm 0.8\%$ Accuracy over line voltage and temperature (0 °C~125 °C)
- Fixed frequency voltage mode control
- T_{ON} lower than 100 ns
- 0 % to 100 % duty cycle
- V_{DDR} input sense
- Regulates V_{TT} and V_{TTREF} within 1 % of V_{DDQ}
- Soft-start and inhibit
- High current embedded drivers
- Predictive anti-cross conduction control
- Programmable high-side and low-side $R_{DS(on)}$ sense over-current-protection
- Selectable switching frequency 250 kHz / 500 kHz
- Power good output
- Sink/source capability for DDR memory and termination supply
- Over-voltage protection
- Thermal shutdown
- Package: HTSSOP16



Applications

- High performance / high density DC-DC modules
- Low voltage distributed DC-DC
- niPoL converters
- DDR memory supply
- DDR termination supply
- Graphic cards

Table 1. Device summary

Order codes	Package	Packaging
L6731D	HTSSOP16	Tube
L6731DTR	HTSSOP16	Tape and reel

Contents

1	Summary description	3
1.1	Functional description	4
2	Electrical data	5
2.1	Maximum rating	5
2.2	Thermal data	5
3	Pin connections and functions	6
4	Electrical characteristics	8
5	Device description	10
5.1	Oscillator	10
5.2	Internal LDO	10
5.3	Bypassing the LDO to avoid the voltage drop with low Vcc	11
5.4	Internal and external references	11
5.5	Error amplifier	12
5.6	Soft-start	12
5.7	Driver section	13
5.8	Monitoring and protections	13
5.9	HICCUP mode during an OCP	15
5.10	Thermal shutdown	15
5.11	Minimum on-time (TON, MIN)	15
6	Application details	17
6.1	Inductor design	17
6.2	Output capacitors	17
6.3	Input capacitors	18
6.4	Compensation network	18
7	Package mechanical data	21
8	Revision history	22

1 Summary description

The controller is an integrated circuit realized in BCD5 (BiCMOS-DMOS, version 5) fabrication that provides complete control logic and protection for high performance step-down DC-DC and niPoL converters.

It is designed to drive N-channel MOSFETs in a synchronous rectified buck topology. The output voltage of the converter can be precisely regulated down to 600 mV with a maximum tolerance of $\pm 0.8\%$. If an external reference is used, it will be transferred divided by 2 to the N.I. input of the error-amplifier, in accordance to the DDR memory specifications.

An internal resistor divider and a voltage buffer allow to achieve an accuracy of 1 % on both V_t and V_{tref} . It's possible to provide an external reference from 0V to 2.5 V in order to meet the specification for DDR1 and DDR2. The input voltage can range from 1.8 V to 14 V, while the supply voltage can range from 4.5 V to 14 V. High peak current gate drivers provide for fast switching to the external power section, and the output current can be in excess of 20 A.


The PWM duty cycle can range from 0 % to 100 % with a minimum on-time ($T_{ON, MIN}$) lower than 100 ns making possible conversions with very low duty cycle at high switching frequency. The device provides voltage-mode control that includes a selectable frequency oscillator (250 kHz or 500 kHz).

The error amplifier features a 10 MHz gain-bandwidth-product and 5 V/ μ s slew-rate that permits to realize high converter bandwidth for fast transient response. The device monitors the current by using the $R_{DS(on)}$ of both the high-side and low-side MOSFET(s), eliminating the need for a current sensing resistor and guaranteeing an effective over-current-protection in all the application conditions.

When necessary, two different current limit protections can be externally set through two external resistors. During the soft-start phase a constant current protection is provided while after the soft-start the device enters in hiccup mode in case of over-current. The converter can always sink current. Other features are power good, not latched over-voltage-protection, feed-back disconnection and thermal shutdown. The HTSSOP16 package allows the realization of really compact DC/DC converters.

1.1 Functional description

Figure 1. Block diagram



2 Electrical data

2.1 Maximum rating

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	V_{CC} to GND and PGND, OCH, PGOOD	-0.3 to 18	V
$V_{BOOT} - V_{PHASE}$	Boot voltage	0 to 6	V
$V_{HGATE} - V_{PHASE}$		0 to $V_{BOOT} - V_{PHASE}$	V
V_{BOOT}	BOOT	-0.3 to 24	V
V_{PHASE}	PHASE	-1 to 18	V
	PHASE spike, transient < 50 ns ($F_{SW} = 500$ kHz)	-3	
		+24	
	SS, FB, DDR-IN, SYNC, VTTREF, OCL, LGATE, COMP, V_{CCDR}	-0.3 to 6	V
OCH pin	Maximum withstanding voltage range test condition: CDF-AEC-Q100-002 "human body model" acceptance criteria: "normal performance"	±1500	V
PGOOD pin		±1000	
Other pins		±2000	

2.2 Thermal data

Table 3. Thermal data

Symbol	Description	Value	Unit
$R_{thJA}^{(1)}$	Thermal resistance junction to ambient	50	°C/W
T_{STG}	Storage temperature range	-40 to 150	°C
T_J	Junction operating temperature range	-40 to 125	°C
T_A	Ambient operating temperature range	-40 to +85	°C

1. Package mounted on demonstration board

3 Pin connections and functions

Figure 2. Pin connection (top view)




Table 4. Pin functions

Pin n.	Name	Function
1	PGOOD	This pin is an open collector output and it is pulled low if the output voltage is not within the specified thresholds (90 %-110 %). If not used it may be left floating. Pull-up this pin to V _{CDDR} with a 10 K resistor to obtain a logical signal.
2	V _{TTREF}	This pin is connected to the output of an internal buffer that provides ½ of DDR-IN. This pin can be connected to the V _{TTREF} input of the DDR memory itself. Filter to GND with 10 nF capacitor.
3	SGND	All the internal references are referred to this pin.
4	FB	This pin is connected to the error amplifier inverting input. Connect it to V _{OUT} through the compensation network. This pin is also used to sense the output voltage in order to manage the over voltage conditions and the PGood signal.
5	COMP	This pin is connected to the error amplifier output and is used to compensate the voltage control feedback loop.
6	SS/INH	The soft-start time is programmed connecting an external capacitor from this pin and GND. The internal current generator forces a current of 10 µA through the capacitor. When the voltage at this pin is lower than 0.5 V the device is disabled.
7	DDR-IN	By setting the voltage at this pin is possible to select the internal/external reference and the switching frequency: V _{EAREF} 0-80 % of V _{CDDR} -> External reference/F _{SW} = 250 kHz V _{EAREF} = 80 %-95 % of V _{CDDR} -> V _{REF} = 0.6 V/F _{SW} = 500 kHz V _{EAREF} = 95 %-100 % of V _{CDDR} -> V _{REF} = 0.6 V/F _{SW} = 250 kHz An internal clamp limits the maximum V _{EAREF} at 2.5 V (typ.). The device captures the analog value present at this pin at the start-up when V _{CC} meets the UVLO threshold.

Table 4. Pin functions (continued)

Pin n.	Name	Function
8	OCL	<p>A resistor connected from this pin to ground sets the valley- current-limit. The valley current is sensed through the low-side MOSFET(s). The internal current generator sources a current of 100 μA (I_{OCL}) from this pin to ground through the external resistor (R_{OCL}). The over-current threshold is given by the following equation:</p> $I_{VALLEY} = \frac{I_{OCL} \cdot R_{OCL}}{2 \cdot R_{DSONLS}}$ <p>Connecting a capacitor from this pin to GND helps in reducing the noise injected from V_{CC} to the device, but can be a low impedance path for the high-frequency noise related to the GND. Connect a capacitor only to a "clean" GND.</p>
9	OCH	<p>A resistor connected from this pin and the high-side MOSFET(s) drain sets the peak-current-limit. The peak current is sensed through the high-side MOSFET(s). The internal 100 μA current generator (I_{OCH}) sinks a current from the drain through the external resistor (R_{OCH}). The over-current threshold is given by the following equation:</p> $I_{PEAK} = \frac{I_{OCH} \cdot R_{OCH}}{R_{DSONHS}}$
10	PHASE	This pin is connected to the source of the high-side MOSFET(s) and provides the return path for the high-side driver. This pin monitors the drop across both the upper and lower MOSFET(s) for the current limit together with OCH and OCL.
11	HGATE	This pin is connected to the high-side MOSFET(s) gate.
12	BOOT	Through this pin is supplied the high-side driver. Connect a capacitor from this pin to the PHASE pin and a diode from V_{CCDR} to this pin (cathode versus BOOT).
13	PGND	This pin has to be connected closely to the low-side MOSFET(s) source in order to reduce the noise injection into the device.
14	LGATE	This pin is connected to the low-side MOSFET(s) gate.
15	V_{CCDR}	5 V internally regulated voltage. It is used to supply the internal drivers. Filter it to ground with at least 1 μ F ceramic cap.
16	V_{CC}	Supply voltage pin. The operative supply voltage range is from 4.5 V to 14 V.

4 Electrical characteristics

$V_{CC} = 12\text{ V}$, $T_A = 25\text{ °C}$ unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
V_{CC} supply current						
I _{CC}	V _{CC} stand by current	OSC = open; SS to GND		4.5	6.5	mA
	V _{CC} quiescent current	OSC = open; HG = open, LG = open, PH = open		8.5	10	
Power-ON						
V _{CC}	Turn-ON V _{CC} threshold	V _{OCH} = 1.7 V	4.0	4.2	4.4	V
	Turn-OFF V _{CC} threshold	V _{OCH} = 1.7 V	3.6	3.8	4.0	V
V _{IN OK}	Turn-ON V _{OCH} threshold		1.1	1.25	1.47	V
V _{IN OK}	Turn-OFF V _{OCH} threshold		0.9	1.05	1.27	V
V_{CCDR} regulation						
	V _{CCDR} voltage	V _{CC} = 5.5 V to 14 V I _{DR} = 1 mA to 100 mA	4.5	5	5.5	V
Soft-start and inhibit						
I _{SS}	Soft start current	SS = 2 V	7	10	13	μA
		SS = 0 to 0.5 V	20	30	45	
Oscillator						
f _{OSC}	Accuracy		237	250	263	kHz
			450	500	550	
ΔV _{OSC}	Ramp amplitude			2.1		V
Output voltage						
V _{FB}	Output voltage	V _{DIS} = 0 to V _{th}	0.597	0.6	0.603	V
Error amplifier						
R _{EAREF}	EAREF input resistance	Vs. GND	70	100	150	kΩ
I _{FB}	I.I. bias current	V _{FB} = 0 V		0.290	0.5	μA
Ext Ref Clamp			2.3			V
V _{OFFSET}	Error amplifier offset	V _{ref} = 0.6 V	-5		+5	mV
G _V	Open loop voltage gain	Guaranteed by design		100		dB
GBWP	Gain-bandwidth product	Guaranteed by design		10		MHz
SR	Slew-rate	COMP = 10 pF Guaranteed by design		5		V/μs

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
Gate drivers						
R _{HGATE_ON}	High side source resistance	V _{BOOT} - V _{PHASE} = 5 V		1.7		Ω
R _{HGATE_OFF}	High side sink resistance	V _{BOOT} - V _{PHASE} = 5 V		1.12		Ω
R _{LGATE_ON}	Low side source resistance	V _{CCDR} = 5 V		1.15		Ω
R _{LGATE_OFF}	Low side sink resistance	V _{CCDR} = 5 V		0.6		Ω
Protections						
I _{OCH}	OCH current source	V _{OCH} = 1.7 V	90	100	110	μA
I _{OCL}	OCL current source		90	100	110	μA
OVP	Over voltage trip (V _{FB} / V _{EAREF})	V _{FB} rising V _{EAREF} = 0.6 V		120		%
		V _{FB} falling V _{EAREF} = 0.6 V		117		%
	Under voltage threshold (V _{FB} / V _{EAREF})	V _{FB} falling		80		%
Power good						
	Upper threshold (V _{FB} / V _{EAREF})	V _{FB} rising	108	110	112	%
	Lower threshold (V _{FB} / V _{EAREF})	V _{FB} falling	88	90	92	%
V _{BPGOODB}	PGOOD voltage low	I _{PGOOD} = -5 mA		0.5		V

Table 6. Thermal characteristics (V_{CC} = 12 V)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
Output voltage						
V _{FB}	Output voltage	T _J = 0 °C~ 125 °C	0.596	0.6	0.605	V
		T _J = -40 °C~ 125 °C	0.593	0.6	0.605	

5 Device description


5.1 Oscillator

The switching frequency can be fixed to two values: 250 kHz or 500 kHz by setting the proper voltage at the EAREF pin (see [Table 4](#). Pins function and section 4.3 Internal and external reference).

5.2 Internal LDO

An internal LDO supplies the internal circuitry of the device. The input of this stage is the V_{CC} pin and the output (5 V) is the V_{CCDR} pin ([Figure 3](#)).

Figure 3. LDO block diagram




The LDO can be by-passed, providing directly a 5 V voltage to V_{CCDR} . In this case V_{CC} and V_{CCDR} pins must be shorted together as shown in [Figure 4](#). V_{CCDR} pin must be filtered with at least 1 μ F capacitor to sustain the internal LDO during the recharge of the bootstrap capacitor. V_{CCDR} also represents a voltage reference for PGOOD pin (see [Table 4](#). Pins Function).

5.3 Bypassing the LDO to avoid the voltage drop with low Vcc

If $V_{CC} \approx 5\text{ V}$ the internal LDO works in dropout with an output resistance of about $1\ \Omega$. The maximum LDO output current is about 100 mA and so the output voltage drop is 100 mV , to avoid this the LDO can be bypassed.

Figure 4. Bypassing the LDO



5.4 Internal and external references

It is possible to set the internal/external reference and the switching frequency by setting the proper voltage at the DDR-IN pin. The maximum value of the external reference is 2.5 V (typ.):

- V_{EAREF} from 0% to 80% of V_{CCDR} -> External reference/ $F_{SW} = 250\text{ kHz}$
- V_{EAREF} from 80% to 95% of V_{CCDR} -> $V_{REF} = 0.6\text{ V}/F_{SW} = 500\text{ kHz}$
- V_{EAREF} from 95% to 100% of V_{CCDR} -> $V_{REF} = 0.6\text{ V}/F_{SW} = 250\text{ kHz}$


Providing an external reference from 0V to 450mV the output voltage will be regulated but some restrictions must be considered:

- OV threshold saturates to a minimum value of 300 mV (OV is tracking the reference; tracking small references will result in a narrow threshold reducing noise immunity)
- The under-voltage-protection doesn't work;
- The $PGOOD$ signal remains low;

To set the resistor divider it must be considered that a 100 k pull-down resistor is integrated into the device (see [Figure 5](#)). Finally it must be taken into account that the voltage at the DDR-IN pin is captured by the device at the start-up when V_{CC} is about 4 V .

5.5 Error amplifier


Figure 5. Error amplifier reference



5.6 Soft-start

When both V_{CC} and V_{IN} are above their turn-ON thresholds (V_{IN} is monitored by the OCH pin) the start-up phase takes place. Otherwise the SS pin is internally shorted to GND. At start-up, a ramp is generated charging the external capacitor C_{SS} with an internal current generator. The initial value for this current is $35 \mu A$ and charges the capacitor up to $0.5V$. After that it becomes $10 \mu A$ until the final charge value of approximately $4V$ (see [Figure 6](#)).

Figure 6. Device start-up: voltage at the SS pin



The reference of the error amplifier is clamped with this voltage (V_{SS}) until it reaches the programmed value. The L6731D can always sink or source current. If an over current is detected during the soft-start phase, the device provides a constant-current-protection. In this way, in case of short soft-start time and/or small inductor value and/or high output capacitors value and so, in case of high ripple current during the soft-start, the converter can start in any case, limiting the current (see [5.8: Monitoring and protections](#)) but not entering in HICCUP mode. During normal operation, if any under-voltage is detected on one of the two supplies, the SS pin is internally shorted to GND and so the SS capacitor is rapidly discharged.


5.7 Driver section

The high-side and low-side drivers allow using different types of power MOSFETs (also multiple MOSFETs to reduce the $R_{DS(on)}$), maintaining fast switching transitions. The low-side driver is supplied by V_{CCDR} while the high-side driver is supplied by the BOOT pin. A predictive dead time control avoids MOSFETs cross-conduction maintaining very short dead time duration in the range of 20 ns. The control monitors the phase node in order to sense the low-side body diode recirculation. If the phase node voltage is less than a certain threshold (-350 mV typ.) during the dead time, it will be reduced in the next PWM cycle. The predictive dead time control does not work when the high-side body diode is conducting because the phase node does not go negative. This situation happens when the converter is sinking current for example and, in this case, an adaptive dead time control operates.

5.8 Monitoring and protections

The output voltage is monitored by means of pin FB. If it is not within $\pm 10\%$ (typ.) of the programmed value, the power good (PGOOD) output is forced low. The device provides over-voltage-protection: when the voltage sensed on FB pin reaches a value 20% (typ.) greater than the reference, the low-side driver is turned on as long as the over voltage is detected (see [Figure 7.](#)).


Figure 7. OVP



It must be taken into account that there is an electrical network between the output terminal and the FB pin and therefore the voltage at the pin is not a perfect replica of the output voltage. However due to the fact that the converter can sink current, in the most of cases the

low-side will turn-on before the output voltage exceeds the over-voltage threshold, because the error amplifier will throw off balance in advance. Even if the device doesn't report an over-voltage, the behavior is the same, because the low-side is turned-on immediately. The following figure shows the device behavior during an over-voltage event. The output voltage rises with a slope of 100 mV/μs, emulating in this way the breaking of the high-side MOSFET as an over-voltage cause.

Figure 8. OVP: the low-side MOSFET is turned-on in advance



The device realizes the over-current-protection (OCP) sensing the current both on the high-side MOSFET(s) and the low-side MOSFET(s) and so 2 current limit thresholds can be set (see OCH pin and OCL pin in [Table 4](#). Pins function):

- Peak current limit
- Valley current limit

The peak current protection is active when the high-side MOSFET(s) is turned on, after a masking time of about 100 ns. The valley-current-protection is enabled when the low-side MOSFET(s) is turned on after a masking time of about 400 ns. If, when the soft-start phase is completed, an over current event occurs during the on time (peak-current-protection) or during the off time (valley-current-protection) the device enters in HICCUP mode: the high-side and low-side MOSFET(s) are turned OFF, the soft-start capacitor is discharged with a constant current of 10 μA and when the voltage at the SS pin reaches 0.5 V the soft-start phase restarts. During the soft-start phase the OCP provides a constant-current-protection. If during the T_{ON} the OCH comparator triggers an over current the high-side MOSFET(s) is immediately turned OFF (after the masking time and the internal delay) and returned on at the next PWM cycle. The limit of this protection is that the T_{ON} can't be less than masking time plus propagation delay because during the masking time the peak-current-protection is disabled. In case of very hard short circuit, even with this short T_{ON}, the current could escalate.

The valley-current-protection is very helpful in this case to limit the current. If during the off-time the OCL comparator triggers an over current, the high-side MOSFET(s) is not turned on until the current is over the valley-current-limit.

This implies that, if it is necessary, some pulses of the high-side MOSFET(s) will be skipped, guaranteeing a maximum current due to the following formula:

Equation 1

$$I_{MAX} = I_{VALLEY} + \frac{V_{in} - V_{out}}{L} \cdot T_{ON,MIN}$$


During soft-start the OC acts in constant current mode: a current control loop limits the value of the error amplifier output (comp), in order to avoid its saturation and thus recover faster when the output returns in regulation. *Figure 9.* shows the behavior of the device during an over current condition that persists also in the soft-start phase.

L6732 provides Under Voltage (UV) protection: when the voltage on FB pin falls below 80% of the reference, the IC will enter HICCUP mode.

Feedback disconnection is also provided by sourcing a 100 nA current from FB pin. if FB results being floating, the IC will detect and OV so latching its condition with low side MOSFET firmly ON.

5.9 HICCUP mode during an OCP

Figure 9. Constant current and hiccup mode during an OCP



5.10 Thermal shutdown


When the junction temperature reaches 150 °C ±10 °C the device enters in thermal shutdown. Both MOSFETs are turned off and the soft-start capacitor is rapidly discharged with an internal switch. The device doesn't restart until the junction temperature goes down to 120 °C and, in any case, until the voltage at the soft-start pin reaches 500 mV.

5.11 Minimum on-time (T_{ON, MIN})

The device can manage minimum on-times lower than 100ns. This feature comes down from the control topology and from the particular over-current-protection system of the L6731D. In fact, in a voltage mode controller the current has not to be sensed to perform the regulation and, in the case of L6731D, neither for the over-current protection, given that

during the off-time the valley-current-protection can operate in every case. The first advantage related to this feature is the possibility to realize extremely low conversion ratios. *Figure 10.* shows a conversion from 14 V to 0.3 V at 500 kHz with a T_{ON} of about 50 ns.

Figure 10. 14 V -> 0.3 V @ 500 kHz, 5 A



The on-time is limited by the turn-on and turn-off times of the MOSFETs.

6 Application details

6.1 Inductor design

The inductance value is defined by a compromise between the transient response time, the efficiency, the cost and the size. The inductor has to be calculated to sustain the output and the input voltage variation to maintain the ripple current (ΔI_L) between 20 % and 30 % of the maximum output current. The inductance value can be calculated with the following relationship:

Equation 2

$$L \cong \frac{V_{in} - V_{out}}{F_{sw} \cdot \Delta I_L} \cdot \frac{V_{out}}{V_{in}}$$

Where F_{SW} is the switching frequency, V_{in} is the input voltage and V_{out} is the output voltage. Increasing the value of the inductance reduces the ripple current but, at the same time, increases the converter response time to a load transient. If the compensation network is well designed, during a load transient the device is able to set the duty cycle to 100 % or to 0 %. When one of these conditions is reached, the response time is limited by the time required to change the inductor current. During this time the output current is supplied by the output capacitors. Minimizing the response time can minimize the output capacitor size.

6.2 Output capacitors

The output capacitors are basic components for the fast transient response of the power supply. They depend on the output voltage ripple requirements, as well as any output voltage deviation requirement during a load transient. During a load transient, the output capacitors supply the current to the load or absorb the current stored in the inductor until the converter reacts. In fact, even if the controller recognizes immediately the load transient and sets the duty cycle at 100 % or 0 %, the current slope is limited by the inductor value. The output voltage has a first drop due to the current variation inside the capacitor (neglecting the effect of the ESL):

Equation 3

$$\Delta V_{out_{ESR}} = \Delta I_{out} \cdot ESR$$

Moreover, there is an additional drop due to the effective capacitor discharge or charge that is given by the following formulas:

Equation 4

$$\Delta V_{out_{COUT}} = \frac{\Delta I_{out}^2 \cdot L}{2 \cdot C_{out} \cdot (V_{in, \min} \cdot D_{\max} - V_{out})}$$

Equation 5

$$\Delta V_{out_{COUT}} = \frac{\Delta I_{out}^2 \cdot L}{2 \cdot C_{out} \cdot V_{out}}$$

Formula (4) is valid in case of positive load transient while the formula (5) is valid in case of negative load transient. D_{MAX} is the maximum duty cycle value that in the L6731D is 100%.

For a given inductor value, minimum input voltage, output voltage and maximum load transient, a maximum ESR and a minimum Cout value can be set. The ESR and Cout values also affect the static output voltage ripple. In the worst case the output voltage ripple can be calculated with the following formula:

Equation 6

$$\Delta V_{out} = \Delta I_L \cdot \left(ESR + \frac{1}{8 \cdot C_{out} \cdot F_{sw}} \right)$$

Usually the voltage drop due to the ESR is the biggest one while the drop due to the capacitor discharge is almost negligible.

6.3 Input capacitors

The input capacitors have to sustain the RMS current flowing through them, that is:

Equation 7

$$I_{rms} = I_{out} \cdot \sqrt{D \cdot (1 - D)}$$

Where D is the duty cycle. The equation reaches its maximum value, $I_{OUT}/2$ with $D = 0.5$. The losses in worst case are:


Equation 8

$$P = ESR \cdot (0.5 \cdot I_{out})^2$$

6.4 Compensation network

The loop is based on a voltage mode control ([Figure 18](#)). The output voltage is regulated to the internal/external reference voltage and scaled by the external resistor divider. The error amplifier output V_{COMP} is then compared with the oscillator triangular wave to provide a pulse-width modulated (PWM) with an amplitude of V_{IN} at the PHASE node. This waveform is filtered by the output filter. The modulator transfer function is the small signal transfer function of V_{OUT}/V_{COMP} . This function has a double pole at frequency F_{LC} depending on the L- C_{OUT} resonance and a zero at F_{ESR} depending on the output capacitor's ESR. The DC Gain of the modulator is simply the input voltage V_{IN} divided by the peak-to-peak oscillator voltage: V_{OSC} .

Figure 11. Compensation network



The compensation network consists in the internal error amplifier, the impedance networks Z_{IN} (R3, R4 and C20) and Z_{FB} (R5, C18 and C19). The compensation network has to provide a closed loop transfer function with the highest 0 dB crossing frequency to have fastest transient response (but always lower than $f_{sw}/10$) and the highest gain in DC conditions to minimize the load regulation error. A stable control loop has a gain crossing the 0 dB axis with -20 dB/decade slope and a phase margin greater than 45 °. To locate poles and zeroes of the compensation networks, the following suggestions may be used:

- Modulator singularity frequencies:

Equation 9

$$\omega_{LC} = \frac{1}{\sqrt{L \cdot C_{out}}}$$

Equation 10

$$\omega_{ESR} = \frac{1}{ESR \cdot C_{out}}$$

- Compensation network singularity frequencies:

Equation 11

$$\omega_{P1} = \frac{1}{R_5 \cdot \left(\frac{C_{18} \cdot C_{19}}{C_{18} + C_{19}} \right)}$$

Equation 12

$$\omega_{P2} = \frac{1}{R_4 \cdot C_{20}}$$

Equation 13

$$\omega_{Z1} = \frac{1}{R_5 \cdot C_{19}}$$

Equation 14

$$\omega_{Z2} = \frac{1}{C_{20} \cdot (R_3 + R_4)}$$


- Compensation network design:
 - Put the gain R_5/R_3 in order to obtain the desired converter bandwidth

Equation 15

$$\omega_C = \frac{R_5}{R_3} \cdot \frac{V_{in}}{\Delta V_{osc}} \cdot \omega_{LC}$$

- Place ω_{Z1} before the output filter resonance ω_{LC} ;
- Place ω_{Z2} at the output filter resonance ω_{LC} ;
- Place ω_{P1} at the output capacitor ESR zero ω_{ESR} ;
- Place ω_{P2} at one half of the switching frequency;
- Check the loop gain considering the error amplifier open loop gain.


Figure 12. Asymptotic bode plot of converter's open loop gain



7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 13. HTSSOP16 mechanical data



8 Revision history

Table 7. Document revision history

Date	Revision	Changes
21-Dec-2005	1	Initial release.
31-May-2006	2	New template, thermal data updated
04-Jun-2008	3	Updated: Table 4 on page 6 , Table 5 on page 8 , Section 5.4 on page 11 , Figure 13 on page 21

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com