## 6-Mbit (256K X 24) Static RAM

## Features

■ High speed
$\square \mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$

- Low active power
$\square \mathrm{I}_{\mathrm{CC}}=175 \mathrm{~mA}$ at 10 ns
- Low CMOS standby power
$\square I_{S B 2}=25 \mathrm{~mA}$
■ Operating voltages of $3.3 \pm 0.3 \mathrm{~V}$
■ 2.0V data retention
■ Automatic power down when deselected
$■$ TTL compatible inputs and outputs
$\square$ Easy memory expansion with $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ features


## Functional Description

The CY7C1034DV33 is a high performance CMOS static RAM organized as 256 K words by 24 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.
To write to the device, enable the chip ( $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}$, and $\overline{\mathrm{CE}}_{3} \mathrm{LOW}$ ) while forcing the Write Enable ( $\overline{\mathrm{WE} \text { ) input LOW. }}$
To read from the device, enable the chip by taking $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2}$ HIGH , and $\overline{\mathrm{CE}}_{3}$ LOW, while forcing the Output Enable ( $\overline{\mathrm{OE}}$ ) LOW and the Write Enable (WE) HIGH. See the Truth Table on page 7 for a complete description of Read and Write modes.
The 24 IO pins $\left(\mathrm{IO}_{0}\right.$ to $\left.\mathrm{IO}_{23}\right)$ are placed in a high impedance state when the device is deselected ( $\mathrm{CE}_{1} \mathrm{HIGH}, \mathrm{CE}_{2} \mathrm{LOW}$, or $\mathrm{CE}_{3}$ HIGH) or when the output enable ( $\overline{\mathrm{OE}})$ is HIGH during a write operation. ( $\overline{C E}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}, \mathrm{CE}_{3} \mathrm{LOW}$, and $\overline{\mathrm{WE}} \mathrm{LOW}$ ).

■ Available in Pb-free standard 119-Ball PBGA

## Logic Block Diagram



## Selection Guide

| Description | $\mathbf{- 1 0}$ | Unit |
| :--- | :---: | :---: |
| Maximum Access Time | 10 | ns |
| Maximum Operating Current | 175 | mA |
| Maximum CMOS Standby Current | $\mathbf{2 5}$ | mA |

## Pin Configuration

Figure 1. 119-Ball PBGA Top View ${ }^{\text {[1] }}$

|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | NC | A | A | A | A | A | NC |
| $\mathbf{B}$ | NC | A | A | $\overline{\mathrm{CE}}_{1}$ | A | A | NC |
| $\mathbf{C}$ | $\mathrm{IO}_{12}$ | NC | $\mathrm{CE}_{2}$ | A | $\overline{\mathrm{CE}}_{3}$ | NC | $1 \mathrm{O}_{0}$ |
| $\mathbf{D}$ | $\mathrm{IO}_{13}$ | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $1 \mathrm{O}_{1}$ |
| $\mathbf{E}$ | $1 \mathrm{I}_{14}$ | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $1 \mathrm{I}_{2}$ |
| $\mathbf{F}$ | $1 \mathrm{IO}_{15}$ | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $1 \mathrm{O}_{3}$ |
| $\mathbf{G}$ | $1 \mathrm{I}_{16}$ | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $1 \mathrm{I}_{4}$ |
| $\mathbf{H}$ | $1 \mathrm{O}_{17}$ | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $1 \mathrm{O}_{5}$ |
| $\mathbf{J}$ | NC | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | NC |
| $\mathbf{K}$ | $1 \mathrm{O}_{18}$ | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $1 \mathrm{O}_{6}$ |
| $\mathbf{L}$ | $1 \mathrm{O}_{19}$ | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $1 \mathrm{O}_{7}$ |
| $\mathbf{M}$ | $1 \mathrm{O}_{20}$ | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $1 \mathrm{O}_{8}$ |
| $\mathbf{N}$ | $1 \mathrm{O}_{21}$ | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $1 \mathrm{O}_{9}$ |
| $\mathbf{P}$ | $1 \mathrm{O}_{22}$ | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $1 \mathrm{O}_{10}$ |
| $\mathbf{R}$ | $1 \mathrm{O}_{23}$ | NC | NC | NC | NC | NC | $1 O_{11}$ |
| $\mathbf{T}$ | NC | A | A | $\overline{\mathrm{WE}}$ | A | A | NC |
| $\mathbf{U}$ | NC | A | A | $\overline{\mathrm{OE}}$ | A | A | NC |

Note

1. NC pins are not connected on the die.

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to GND ${ }^{[2]} \ldots .-0.5 \mathrm{~V}$ to +4.6 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[2]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

| DC Input Voltage ${ }^{[2]}$ | -0.5V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| :---: | :---: |
| Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage | >2001V |
| (MIL-STD-883, Method 3015) |  |
| Latch up Current. | . $>20$ |

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ |
| :---: | :---: | :---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |

## DC Electrical Characteristics

Over the operating range

| Parameter | Description | Test Conditions ${ }^{[3]}$ | -10 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}{ }^{[2]}$ | Input LOW Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}$, output disabled | -1 | +1 | $\mu \mathrm{A}$ |
| ICc | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $V_{C C}=\operatorname{Max}, f=f_{M A X}=1 / t_{R C},$ <br> Iout $=0 \mathrm{~mA}$ CMOS levels |  | 175 | mA |
| ${ }^{\text {SB1 }}$ | Automatic CE Power Down Current - TTL Inputs | $\begin{aligned} & \operatorname{Max}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{3} \geq \mathrm{V}_{\mathrm{IH},} \mathrm{CE}_{2} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power Down Current - CMOS Inputs | $\begin{aligned} & \operatorname{Max}_{V_{C C}}, \overline{C E}_{1}, \overline{C E}_{3} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{CE}_{2} \leq 0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text {, or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  | 25 | mA |

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | IO Capacitance |  | 10 | pF |

## Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | 119-Ball <br> PBGA | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance <br> (Junction to Ambient) | Still air, soldered on a 3 $\times 4.5$ inch, <br> four layer printed circuit board | 20.31 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{JC}}$ | Thermal Resistance <br> (Junction to Case) |  | 8.35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Notes

2. $\mathrm{V}_{\mathrm{H}}(\min )=-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+2 \mathrm{~V}$ for pulse durations of less than 20 ns .
3. $\overline{C E}$ refers to a combination of $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$. $\overline{\mathrm{CE}}$ is active LOW when $\overline{\mathrm{CE}}_{1}$ is LOW, CE 2 is HIGH , and $\overline{\mathrm{CE}}_{3}$ is LOW. $\overline{\mathrm{CE}}$ is HIGH when $\overline{\mathrm{CE}}_{1}$ is HIGH or CE is LOW or $\overline{\mathrm{CE}}_{3}$ is HIGH .

Figure 2. AC Test Loads and Waveform ${ }^{[4]}$


## AC Switching Characteristics

Over the operating range ${ }^{[5]}$

| Parameter | Description | -10 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle |  |  |  |  |
| $\mathrm{t}_{\text {power }}{ }^{\text {[6] }}$ | $\mathrm{V}_{\text {cc }}$ (Typical) to the First Access | 100 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ Active LOW to Data Valid ${ }^{\text {[3] }}$ |  | 10 | ns |
| $t_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 | ns |
| tlzoe | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 1 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7]}$ |  | 5 | ns |
| t LZCE | $\overline{\mathrm{CE}}$ Active LOW to Low $\mathrm{Z}^{[3,7]}$ | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ Deselect HIGH to High $\mathrm{Z}^{[3,7]}$ |  | 5 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ Active LOW to Power Up ${ }^{[3,8]}$ | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ Deselect HIGH to Power Down ${ }^{[3,8]}$ |  | 10 | ns |

## Notes

4. Valid SRAM operation does not occur until the power supplies reach the minimum operating $\mathrm{V}_{\mathrm{DD}}(3.0 \mathrm{~V})$. $100 \mu \mathrm{~s}\left(\mathrm{t}_{\text {power }}\right)$ after reaching the minimum operating $\mathrm{V}_{\mathrm{DD}}$ normal SRAM operation begins including reduction in $V_{D D}$ to the data retention ( $V_{C C D R}, 2.0 \mathrm{~V}$ ) voltage
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V . Test conditions for the read cycle use output loading as shown in part a) of the AC Test Loads and Waveform ${ }^{[4]}$, unless specified otherwise.
6. $t_{\text {POWER }}$ gives the minimum amount of time that the power supply is at typical $\mathrm{V}_{\mathrm{CC}}$ values until the first memory access is performed.
7. $t_{\text {HZOE }}, t_{\text {HZCE }}, t_{\text {HZWE }}, t_{\text {LZOE }}, t_{\text {LZCE }}$, and $t_{\text {LZWE }}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage
8. These parameters are guaranteed by design and are not tested

## AC Switching Characteristics (continued)

Over the operating range ${ }^{[5]}$

| Parameter | Description | -10 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Write Cycle ${ }^{[9,10]}$ |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 10 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ Active LOW to Write End ${ }^{\text {[3] }}$ | 7 |  | ns |
| ${ }^{\text {taw }}$ | Address Setup to Write End | 7 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Write Start | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 7 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Setup to Write End | 5.5 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | ns |
| t LZWE | $\overline{\mathrm{WE}}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[7]}$ |  | 5 | ns |

## Data Retention Characteristics

Over the operating range

| Parameter | Description | Conditions ${ }^{[3]}$ | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention |  | 2 |  | V |  |
| $\mathrm{I}_{\mathrm{CCDR}}$ | Data Retention Current9 | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \overline{\mathrm{CE}}_{1}, \overline{C E}_{3} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$, <br> $\mathrm{CE}_{2} \leq 0.2 \mathrm{~V}, \mathrm{~V}_{I N} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ |  |  | 25 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[11]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}{ }^{[12]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}$ |  |  | ns |

Figure 3. Data Retention Waveform


[^0]
## Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) ${ }^{[13,14]}$


Figure 5. Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[3,14,15]}$


Figure 6. Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[3,16,17]}$


[^1]Switching Waveforms (continued)
Figure 7. Write Cycle No. 2 (产E Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[3,16,17]}$


Figure 8. Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[3,17]}$


## Truth Table

| $\mathrm{CE}_{1}$ | $\mathrm{CE}_{2}$ | $\mathrm{CE}_{3}$ | OE | WE | $10_{0}-10_{23}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High Z | Power Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | L | X | X | X | High Z | Power Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | X | H | X | X | High Z | Power Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | H | L | L | H | Full Data Out | Read | Active ( $\mathrm{I}_{\text {CC }}$ ) |
| L | H | L | X | L | Full Data In | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | L | H | H | High Z | Selected, Outputs Disabled | Active ( $\mathrm{ICC}^{\text {) }}$ |

## Note

18. During this period, the IOs are in the output state and input signals are not applied.

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | CY7C1034DV33-10BGXI | $51-85115$ | 119-Ball Plastic Ball Grid Array (14 $\times 22 \times 2.4 \mathrm{~mm})($ Pb-Free $)$ | Industrial |

Package Diagram
Figure 9. 119-Ball PBGA ( $14 \times 22 \times 2.4 \mathrm{~mm}$ )


## Document History Page

## Document Title: CY7C1034DV33 6-Mbit (256K X 24) Static RAM

Document Number: 001-08351

| REV. | ECN NO. | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 469517 | NXR | See ECN | New data sheet |
| *A | 499604 | NXR | See ECN | Added note 1 for NC pins Changed I ICC specification from 150 mA to 185 mA Updated Test Condition for I ${ }_{\mathrm{CC}}$ in DC Electrical Characteristics table Added note for $t_{\text {ACE }}, t_{\text {LZCE }}, t_{\text {HZCE }}, t_{\text {PU }}, t_{\text {PD }}, t_{\text {SCE }}$ in AC Switching Characteristics Table on page 4 |
| *B | 1462586 | VKN/SFV | See ECN | Converted from preliminary to final Updated block diagram Changed I CC specification from 185 mA to 225 mA Updated thermal specs |
| ${ }^{*} \mathrm{C}$ | 2644842 | VKN/PYRS | 01/23/09 | Replaced Commercial range with the Industrial Replaced 8 ns speed with 10 ns |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

## PSoC

Clocks \& Buffers
Wireless
Memories
Image Sensors
psoc.cypress.com
clocks.cypress.com
wireless.cypress.com
memory.cypress.com
image.cypress.com

## PSoC Solutions

General
Low Power/Low Voltage
Precision Analog
LCD Drive
CAN 2.0b
USB
psoc.cypress.com/solutions psoc.cypress.com/low-power psoc.cypress.com/precision-analog psoc.cypress.com/lcd-drive
psoc.cypress.com/can
psoc.cypress.com/usb

[^2]
[^0]:    Notes
    9. The internal write time of the memory is defined by the overlap of $\mathrm{CE}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}, \mathrm{CE}_{3}$ LOW, and WE LOW. Chip enables must be active and WE must be LOW to initiate a write and the transition of any of these signals terminates the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates the write
    10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{W E}$ controlled, $\overline{O E} L O W$ ) is the sum of $t_{H Z W E}$ and $t_{S D}$
    11. Tested initially and after any design or process changes that may affect these parameters
    12. Full device operation requires linear $V_{C C}$ ramp from $V_{D R}$ to $V_{C C(\min )} \geq 50 \mu s$ or stable at $V_{C C(m i n)} \geq 50 \mu s$.

[^1]:    Notes
    13. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
    14. WE is HIGH for read cycle.
    15. Address valid before or similar to $\overline{\mathrm{CE}}$ transition LOW.
    16. Data $I O$ is high impedance if $\overline{O E}=V_{I H}$.
    17. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.

[^2]:    © Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

    Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Use may be limited by and subject to the applicable Cypress software license agreement

