GOOD-ARK

SSFP2N80

StarMOS[T] Power MOSFET

- Extremely high dv/dt capability
- Low Gate Charge Qg results in Simple Drive Requirement
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability



V_{DSS} = 800V

I_{D25} = 2.4A

$R_{DS(ON)}$ = 6.3 Ω

Description

StarMOS is a new generation of high voltage N–Channel enhancement mode power MOSFETs. This new technology minimises the JFET effect, increases packing density and reduces the on-resistance. StarMOS also achieves faster switching speeds through optimised gate layout with planar stripe DMOS technology.



Pin1–Gate

Pin2–Drain

Pin1–Source

Application

- Switching application

Absolute Maximum Ratings

	Parameter	Max.	Units
I_D@T_C=25°C	Continuous Drain Current,V_{GS}@10V	2.4	A
I_D@T_C=100°C	Continuous Drain Current,V_{GS}@10V	1.52	
I_{DM}	Pulsed Drain Current ①	9.6	
P_D@T_C=25°C	Power Dissipation	85	W
	Linear Derating Factor	0.68	W/°C
V_{GS}	Gate-to-Source Voltage	±30	V
E_{AS}	Single Pulse Avalanche Energy ②	180	mJ
I_{AR}	Avalanche Current ①	2.4	A
E_{AR}	Repetitive Avalanche Energy ①	8.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.0	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	﹣55 to +150	℃
	Soldering Temperature, for 10 seconds	300(1.6mm from case)	
	Mounting Torque,6-32 or M3 screw	10 lbf•in(1.1N•m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{θJC}$	Junction-to-case	—	—	1.47	℃/W
$R_{θCS}$	Case-to-Sink,Flat,Greased Surface	—	0.5	—	
$R_{θJA}$	Junction-to-Ambient	—	—	62.5	

GOOD-ARK

SSFP2N80

StarMOS^{T} Power MOSFET

Electrical Characteristics @T_J=25 ̊C(unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	800	—	—	V	V_{GS}=0V,I_D=250μA
△$V_{(BR)DSS}$/△T_J	Breakdown Voltage Temp.Coefficient	—	0.9	—	V/̊C	Reference to 25̊C,I_D=250μA
$R_{DS(on)}$	Static Drain-to-Source On-resistance	—	4.9	6.3	Ω	V_{GS}=10V,I_D=1.2A ④
$V_{GS(th)}$	Gate Threshold Voltage	3.0	—	5.0	V	V_{DS}=V_{GS},I_D=250μA
gfs	Forward Transconductance	—	2.65	—	S	V_{DS}=50V,I_D=1.2A
I_{DSS}	Drain-to-Source Leakage current	—	—	25	μ A	V_{DS}=800V,V_{GS}=0V
		—	—	250		V_{DS}=640V,V_{GS}=0V,T_J=150̊C
I_{GSS}	Gate-to-Source Forward leakage	—	—	100	nA	V_{GS}=30V
	Gate-to-Source Reverse leakage	—	—	-100		V_{GS}=-30V
Qg	Total Gate Charge	—	12	15	nC	I_D=2.4A
Qgs	Gate-to-Source charge	—	2.6	—		V_{DS}=640V
Qgd	Gate-to-Drain("Miller") charge	—	6.0	—		V_{GS}=10V
td(on)	Turn-on Delay Time	—	12	35	nS	V_{DD}=400V
tr	Rise Time	—	30	70		I_D=2.4A
td(off)	Turn-Off Delay Time	—	25	60		R_G=25Ω
tf	Fall Time	—	28	65		
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm(0.25in.) from package and center of die contact 
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	425	—	pF	V_{GS}=0V
C_{oss}	Output Capacitance	—	45	—		V_{DS}=25V
C_{rss}	Reverse Transfer Capacitance	—	5.5	—		f=1.0MHz

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	2.4	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	9.6		
V_{SD}	Diode Forward Voltage	—	—	1.4	V	T_J=25̊C,I_S=2.4A,V_{GS}=0V ④
trr	Reverse Recovery Time	—	480	—	nS	T_J=25̊C,I_F=2.4A di/dt=100A/μs ④
Qrr	Reverse Recovery Charge	—	2.0	—	nC	
ton	Forward Turn-on Time	Intrinsic turn-on time is negligible (turn-on is dominated by Ls + L_D)				

Notes:

① Repetitive rating;pulse width limited by max.junction temperature(see figure 11)

② L = 59mH, IAS = 2.4A, VDD = 50V, RG = 25Ω, Starting TJ = 25°C

③ I_{SD}≤2.4A,di/dt≤200A/μS,V_{DD}≤$V_{(BR)DSS}$, TJ≤25̊C

④ Pulse width≤300μS; duty cycle≤2%