



General Description

The MAX11044/MAX11045/MAX11046[†] 16-bit ADCs offer 4, 6, or 8 independent input channels. Featuring independent track and hold (T/H) and SAR circuitry, these parts provide simultaneous sampling at 250ksps for each channel.


The MAX11044/MAX11045/MAX11046 accept a ±5V input. All inputs are overrange protected with internal ±20mA input clamps providing overrange protection with a simple external resistor. Other features include a 4MHz T/H input bandwidth, internal clock, and internal or external reference. A 20MHz, 16-bit, bidirectional, parallel interface provides the conversion results and accepts digital configuration inputs.

The MAX11044/MAX11045/MAX11046 operate with a 4.75V to 5.25V analog supply and a separate flexible 2.7V to 5.25V digital supply for interfacing with the host without a level shifter. The MAX11044/MAX11045/MAX11046 are available in a 56-pin TQFN package and operate over the extended -40°C to +85°C temperature range.

Applications

Automatic Test Equipment Power-Factor Monitoring and Correction Power-Grid Protection Multiphase Motor Control Vibration and Waveform Analysis

Functional Diagram



Features

- ♦ 4-/6-/8-Channel 16-Bit ADC
- ♦ Single Analog and Digital Supply
- ♦ High-Impedance Inputs Up to 1GΩ
- ♦ On-Chip T/H Circuit for Each Channel
- ♦ Fast 3µs Conversion Time
- ♦ High Throughput: 250ksps for All 8 Channels
- ♦ 16-Bit, High-Speed, Parallel Interface
- **♦ Internal Clocked Conversions**
- ♦ 10ns Aperture Delay
- ♦ 100ps Channel-to-Channel T/H Matching
- Low Drift, Accurate 4.096V Internal Reference Providing an Input Range of ±5V
- External Reference Range of 3.0V to 4.25V Allowing Full-Scale Input Ranges of ±4.0V to ±5.2V
- ♦ 56-Pin TQFN Package (8mm x 8mm)
- **♦ Evaluation Kit Available**


Ordering Information

PART	PIN-PACKAGE	CHANNELS
MAX11044ETN+	56 TQFN-EP*	4
MAX11045ETN+	56 TQFN-EP*	6
MAX11046ETN+	56 TQFN-EP*	8

Note: All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configuration



Maxim Integrated Products 1

[†]Patent pending.

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

AVDD to AGND	0.3V to +6V	DB0-DB15 to
DVDD to AGND and DGND	0.3V to +6V	
DGND to AGND	0.3V to +0.3V	Maximum Cur
AGNDS to AGND	0.3V to +0.3V	DGND
CH0-CH7 to AGND	7.5V to +7.5V	Continuous Po
REFIO, RDC to AGND	0.3V to the lower of	56-Pin TQF
	(AVDD + 0.3V) and $+6V$	Operating Ter
EOC, WR, RD, CS, CONVST to A	GND0.3V to the lower of	Junction Tem
	(DVDD + 0.3V) and +6V	Storage Temp

DB0-DB15 to AGND	0.3V to the lower of
(D\	VDD + 0.3V) and +6V
Maximum Current into Any Pin Except AVD	D, DVDD, AGND,
DGND	±50mA
Continuous Power Dissipation	
56-Pin TQFN (derate 36mW/°C above +7	70°C)2222mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(AVDD = +4.75V to +5.25V, DVDD = +2.70V to +5.25V, VAGNDS = VAGND = VDGND = 0V, VREFIO = internal reference, CRDC = $4 \times 33 \mu$ F, CREFIO = 0.1μ F, CAVDD = $4 \times 0.1 \mu$ F || 10μ F, CDVDD = $3 \times 0.1 \mu$ F || 10μ F, all digital inputs at DVDD or DGND, unless otherwise noted, fSAMPLE = 250 kSps. TA = $-40 \circ C$ to $+85 \circ C$, unless otherwise noted. Typical values are at TA = $+25 \circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE (Note 1)							
Resolution	N		16			Bits	
late and Newline with	INII	(Note 2)	>-2	±0.8	<+2		
Integral Nonlinearity	INL	(Note 3)		±0.7		LSB	
		(Note 4)	> -1	±0.5	< +1.2		
Differential Nonlinearity	DNL	(Note 5)	> -1	±0.7	< +1.5	LSB	
		(Note 3)		±0.45			
No Missing Codes			16			Bits	
Offset Error				±0.002	±0.01	%FSR	
Channel Offset Matching					±0.01	%FSR	
Offset Temperature Coefficient				±2.4		μV/°C	
Gain Error					±0.03	%FSR	
Positive Full-Scale Error					±0.02	%FSR	
Negative Full-Scale Error					±0.02	%FSR	
Positive Full-Scale Error Matching					±0.02	%FSR	
Negative Full-Scale Error Matching					±0.02	%FSR	
Channel Gain-Error Matching		Between all channels			±0.03	%FSR	
Gain Temperature Coefficient				±0.8		ppm/°C	
DYNAMIC PERFORMANCE (Note 6	i)						
Signal-to-Noise Ratio	SNR	f _{IN} = 10kHz, full-scale input	91	92.3		dB	
Signal-to-Noise and Distortion Ratio	SINAD	f _{IN} = 10kHz, full-scale input	90.5	92		dB	
Spurious-Free Dynamic Range	SFDR	f _{IN} = 10kHz, full-scale input	95	106		dB	
Total Harmonic Distortion	THD	f _{IN} = 10kHz, full-scale input		-105	-95	dB	
Channel-to-Channel Crosstalk		f _{IN} = 60Hz, full scale and ground on adjacent channel (Note 7)		-126	-100	dB	

___ /W/IXI/W

ELECTRICAL CHARACTERISTICS (continued)

(AVDD = +4.75V to +5.25V, DVDD = +2.70V to +5.25V, Vagnds = Vagnd = Vdgnd = 0V, VREFIO = internal reference, C_{RDC} = 4 x 33 μ F, C_{REFIO} = 0.1 μ F, C_{AVDD} = 4 x 0.1 μ F || 10 μ F, C_{DVDD} = 3 x 0.1 μ F || 10 μ F; all digital inputs at DVDD or DGND, unless otherwise noted, fSAMPLE = 250ksps. Ta = -40°C to +85°C, unless otherwise noted. Typical values are at Ta = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUTS (CH0-CH7)	•	•				
Input-Voltage Range		(Note 8)			±1.22 x V _{REFIO}	V
Input Leakage Current			-1		+1	μΑ
Input Capacitance				15		pF
Input-Clamp Protection Current		Each input simultaneously	-20		+20	mA
TRACK AND HOLD	•	•				
Throughput Rate		Per channel, 8 channels in 4µs	1		250	ksps
Acquisition Time	tacq		1		1000	μs
Full-Power Bandwidth		-3dB point -0.1dB point		4 > 0.2		MHz
Aperture Delay		erres perm		10		ns
Aperture-Delay Matching				100		ps
Aperture Jitter				50		psrms
INTERNAL REFERENCE						111110
REFIO Voltage	V _{REF}		4.073	4.096	4.119	V
REFIO Temperature Coefficient				±5		ppm/°C
EXTERNAL REFERENCE						
Input Current			-10		+10	μΑ
REF Voltage-Input Range	VREF		3.00		4.25	V
REF Input Capacitance				15		рF
DIGITAL INPUTS (DB0-DB15, RD	WR, CS, CO	NVST)	•			•
Input Voltage High	VIH	V _{DVDD} = 2.7V to 5.25V	2			V
Input Voltage Low	VIL	V _{DVDD} = 2.7V to 5.25V			0.8	V
Input Capacitance	CIN			10		рF
Input Current	I _{IN}	V _{IN} = 0V or V _{DVDD}			±10	μΑ
DIGITAL OUTPUTS (DB0-DB15, E	OC)					
Output Voltage High	VoH	I _{SOURCE} = 1.2mA	V _{DVDD} - 0.4			V
Output Voltage Low	V _{OL}	ISINK = 1mA		0.25	0.4	V
Three-State Leakage Current		DB0-DB15, $V_{\overline{RD}} \ge V_{IH}$ or $V_{\overline{CS}} \ge V_{IH}$			10	μΑ
Three-State Output Capacitance		DB0-DB15, VRD ≥ VIH or VCS ≥ VIH		15		рF
POWER SUPPLIES	•		•			•
Analog Supply Voltage	AVDD		4.75		5.25	V
Digital Supply Voltage	DVDD		2.70		5.25	V
		MAX11046, AVDD = 5V			48	
Analog Supply Current	lavdd	MAX11045, AVDD = 5V			42	mA
		MAX11044, AVDD = 5V			36	1

ELECTRICAL CHARACTERISTICS (continued)

(AVDD = +4.75V to +5.25V, DVDD = +2.70V to +5.25V, VAGNDS = VAGND = VDGND = 0V, VREFIO = internal reference, CRDC = 4 x 33μF, CREFIO = 0.1μF, CAVDD = 4 x 0.1μF | 10μF, CDVDD = 3 x 0.1μF | 10μF; all digital inputs at DVDD or DGND, unless otherwise noted, $f_{SAMPLE} = 250 ksps. T_A = -40 °C to +85 °C$, unless otherwise noted. Typical values are at $T_A = +25 °C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		MAX11046, DVDD = 3.3V (Note 9)			7.3	mA
Digital Supply Current	I _{DVDD}	MAX11045, DVDD = 3.3V (Note 9)			6.3	mA
		MAX11044, DVDD = 3.3V (Note 9)			5.5	mA
Shutdown Current	I _{DVDD}				10	μΑ
Shuldown Current	IAVDD				12	μΑ
Power-Supply Rejection Ratio	PSRR	VAVDD = 4.9V to 5.1V (Note 10)		±3		LSB
TIMING CHARACTERISTICS (No	ote 9)					
CONVST Rise to EOC	tcon	Conversion time (Note 11)			3	μs
Acquisition Time	tACQ		1		1000	μs
CS Rise to CONVST Rise	tQ	Sample quiet time (Note 11)	500			ns
CONVST Rise to \overline{EOC} Rise	to			47	140	ns
EOC Fall to CONVST Fall	t ₁	CONVST mode B0 = 0 only (Note 12)	0			ns
CONVST Low Time	t ₂	CONVST mode B0 = 1 only	20			ns
CS Fall to WR Fall	t ₃		0			ns
WR Low Time	t ₄		20			ns
CS Rise to WR Rise	t ₅		0			ns
Input Data Setup Time	t ₆		10			ns
Input Data Hold Time	t ₇		1			ns
CS Fall to RD Fall	t ₈		0			ns
RD Low Time	t9		30			ns
RD Rise to CS Rise	t ₁₀		0			ns
RD High Time	t ₁₁		10			ns
RD Fall to Data Valid	t ₁₂				35	ns
RD Rise to Data Hold Time	t ₁₃	(Note 12)	5			ns


- **Note 1:** See the *Definitions* section at the end of the data sheet.
- Note 2: INL is guaranteed at AVDD = 5.25V, for +25°C < T_A < +85°C. See the *Input Range and Protection* section and *Typical* Operating Characteristics.
- **Note 3:** $T_A = -40^{\circ}C$
- Note 4: DNL at code > 8192 or < 57343 (offset binary encoded), or code > -24576 or < +24575 (two's complement), is guaranteed at AVDD = 5.25V, for +25°C < T_A < +85°C. See the *Input Range and Protection* section and *Typical Operating*
- Note 5: DNL at code ≤ 8192 or ≥ 57343 (offset binary encoded), or code ≤ -24576 or ≥ +24575 (2's complements), is guaranteed at AVDD = 5.25V, for +25°C < T_A < +85°C. See the Input Range and Protection section and Typical Operating Characteristics
- Note 6: AC dynamics are guaranteed at AVDD = 5.25V, for +25°C < T_A < +85°C. See the Input Range and Protection section and Typical Operating Characteristics.
- Note 7: Tested with alternating channels modulated at full scale and ground.
- **Note 8:** See the *Input Range and Protection* section for more details.
- Note 9: CLOAD = 30pF on DB0-DB15 and EOC. Inputs (CH0-CH7) alternate between full scale and zero scale. fconv = 250ksps. All data is read out.
- Note 10: Defined as the change in positive full scale caused by a ±2% variation in the nominal supply voltage.
- Note 11: It is recommended that RD, WR, and CS are kept high for the quiet time (tQ) and conversion time (tCON).
- Note 12: Guaranteed by design.


MIXIM





Typical Operating Characteristics


(AVDD = 5V, DVDD = 3.3V, TA = +25°C, fsample = 250ksps, internal reference, unless otherwise noted.)

















ANALOG SUPPLY CURRENT





Typical Operating Characteristics (continued)


(AVDD = 5V, DVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)


















OFFSET ERROR AND OFFSET ERROR MATCHING vs. SUPPLY VOLTAGE





OFFSET ERROR AND OFFSET ERROR **MATCHING vs. TEMPERATURE**




Typical Operating Characteristics (continued)


(AVDD = 5V, DVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)



















TOTAL HARMONIC DISTORTION vs. TEMPERATURE





SNR AND SINAD vs. Analog Supply Voltage




Typical Operating Characteristics (continued)


(AVDD = 5V, DVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)









CROSSTALK vs. FREQUENCY




OUTPUT NOISE HISTOGRAM WITH INPUT CONNECTED TO GND



CONVERSION TIME vs. Analog supply voltage



CONVERSION TIME vs. TEMPERATURE



Pin Description

PIN	NAME	FUNCTION
1	DB13	16-Bit Parallel Data Bus Digital Output Bit 13
2	DB12	16-Bit Parallel Data Bus Digital Output Bit 12
3	DB11	16-Bit Parallel Data Bus Digital Output Bit 11
4	DB10	16-Bit Parallel Data Bus Digital Output Bit 10
5	DB9	16-Bit Parallel Data Bus Digital Output Bit 9
6	DB8	16-Bit Parallel Data Bus Digital Output Bit 8
7, 21, 50	DGND	Digital Ground
8, 20, 51	DVDD	Digital Supply. Bypass to DGND with a 0.1µF capacitor at each DVDD input.
9	DB7	16-Bit Parallel Data Bus Digital Output Bit 7
10	DB6	16-Bit Parallel Data Bus Digital Output Bit 6
11	DB5	16-Bit Parallel Data Bus Digital Output Bit 5
12	DB4	16-Bit Parallel Data Bus Digital Output Bit 4
13	DB3	16-Bit Parallel Data Bus Digital I/O Bit 3
14	DB2	16-Bit Parallel Data Bus Digital I/O Bit 2
15	DB1	16-Bit Parallel Data Bus Digital I/O Bit 1
16	DB0	16-Bit Parallel Data Bus Digital I/O Bit 0
17	EOC	Active-Low, End-of-Conversion Output. \overline{EOC} goes low when a conversion is completed. \overline{EOC} goes high when a conversion is initiated.
18	CONVST	Convert Start Input. The rising edge of CONVST ends sample and starts a conversion on the captured sample. The ADC is in acquisition mode when CONVST is low and CONVST mode = 0.
19	SHDN	Shutdown Input. If SHDN is held high, the entire device will enter and stay in a low-current state. Contents of the configuration register are not lost when in the shutdown state.
22, 28, 35, 43, 49	RDC	Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least a 80µF total capacitance. See the <i>Layout, Grounding, and Bypassing</i> section.
23, 27, 33, 38, 44, 48	AGNDS	Signal Ground. Connect all AGND and AGNDS inputs together.
24, 30, 41, 47	AVDD	Analog Supply Input. Bypass AVDD to AGND with a 0.1µF capacitor at each AVDD input.
25, 31, 40, 46	AGND	Analog Ground. Connect all AGND inputs together.
26	CH0	Channel 0 Analog Input
29	CH1	Channel 1 Analog Input
32	CH2	Channel 2 Analog Input
34	CH3	Channel 3 Analog Input
36	REFIO	External Reference Input/Internal Reference Output. Place a 0.1µF capacitor from REFIO to AGND.
27	CH4	Channel 4 Analog Input
37	0111	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -

Pin Description (continued)

PIN	NAME	FUNCTION	
42	CH6	Channel 6 Analog Input	
45	CH7	Channel 7 Analog Input	
52	WR	Active-Low Write Input. Drive WR low to write to the ADC. Configuration registers are loaded on the rising edge of WR.	
53	CS	Active-Low Chip-Select Input. Drive $\overline{\text{CS}}$ low when reading from or writing to the ADC.	
54	RD	Active-Low Read Input. Drive $\overline{\text{RD}}$ low to read from the ADC. Each rising edge of $\overline{\text{RD}}$ advances the channel output on the data bus.	
55	DB15	16-Bit Parallel Data Bus Digital Out Bit 15	
56	DB14	16-Bit Parallel Data Bus Digital Out Bit 14	
_	EP	Exposed Pad. Internally connected to AGND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.	

Detailed Description

The MAX11044/MAX11045/MAX11046 are fast, low-power ADCs that combine 4, 6, or 8 independent ADC channels in a single IC. Each channel includes simultaneously sampling independent T/H circuitry that preserves relative phase information between inputs making the MAX11044/MAX11045/MAX11046 ideal for motor control and power monitoring. The MAX11044/MAX11045/MAX11046 are available with ±5V input ranges that feature ±20mA overrange, fault-tolerant inputs. The MAX11044/MAX11045/MAX11046 operate with a single 4.75V to 5.25V supply. A separate 2.7V to 5.25V supply for digital circuitry makes the devices compatible with low-voltage processors.

The MAX11044/MAX11045/MAX11046 perform conversions for all channels in parallel by activating independent ADCs. Results are available through a high-speed, 20MHz, parallel data bus after a conversion time of 3µs following the end of a sample. The data bus is bidirectional and allows for easy programming of the configuration register. The MAX11044/MAX11045/MAX11046 feature a reference buffer, which is driven by an internal bandgap reference circuit (VREFIO = 4.096V). Drive REFIO with an external reference or bypass with 0.1µF capacitor to ground when using the internal reference.

Analog InputsTrack and Hold (T/H)

To preserve phase information across all channels, each input includes a dedicated T/H circuitry. The input tracking circuitry provides a 4MHz small-signal bandwidth, enabling the device to digitize high-speed transient events and measure periodic signals with

bandwidths exceeding the ADC's sampling rate by using undersampling techniques. Use anti-alias filtering to avoid high-frequency signals being aliased into the frequency band of interest.

Input Range and Protection

The full-scale analog input voltage is a product of the reference voltage. For the MAX11044/MAX11045/MAX11046, the full-scale input is bipolar in the range of:

$$\pm (V_{REFIO} \times \frac{5}{4.096})$$

When in external reference mode, drive VREFIO with a 3.0V to 4.25V source, resulting in an input range of ±3.662V to ±5.188V, respectively.

All analog inputs are fault-protected to up to ±20mA. The MAX11044/MAX11045/MAX11046 include an input clamping circuit that activates when the input voltage at the analog input is above (VAVDD + 300mV) or below –(VAVDD + 300mV). The clamp circuit remains high impedance while the input signal is within the range of ±VAVDD and draws little or almost no current. However, when the input signal exceeds ±VAVDD, the clamps begin to turn on and shunt current to/from the AVDD supply. Consequently, to obtain the highest accuracy, ensure that the input voltage does not exceed ±VAVDD.

Note that the input clamp circuit also has a small amount of hysteresis and once triggered remains engaged, shunting current to/from AVDD until the input returns to within the convertible range by several hundredths of a volt. This effect can cause some errors at the extremes of the transfer function if V_{IN} is driven beyond ±V_{AVDD}.

To make use of the input clamps (see Figure 1), connect a resistor (Rs) between the analog input and the voltage source to limit the voltage at the analog input so that the fault current into the MAX11044/MAX11045/MAX11046 does not exceed ±20mA. Note that the voltage at the analog input pin limits to approximately 7V during a fault condition so the following equation can be used to calculate the value of Rs:

where VFAULT_MAX is the maximum voltage that the source produces during a fault condition.

Figures 2 and 3 illustrate the clamp circuit voltage-current characteristics for a source impedance Rs = 1280Ω . While the input voltage is within the $\pm (V_{AVDD} + 300 \text{mV})$ range, no current flows in the input clamps. Once the input voltage goes beyond this voltage range, the clamps turn on and limit the voltage at the input pin.

$$R_S = \frac{V_{FAULT_MAX} - 7V}{20mA}$$




Figure 1. Required Setup for Clamp Circuit




Figure 2. Input Clamp Characteristics




Figure 3. Input Clamp Characteristics (Zoom In)

Applications Information

Digital Interface

The bidirectional, parallel, digital interface, DB0–DB3, sets the 4-bit configuration register. This interface configures the following control signals: chip select (\overline{CS}), read (\overline{RD}), write (\overline{WR}), end of conversion (\overline{EOC}), and convert start (\overline{CONVST}). Figures 6 and 7 and the Timing Characteristics in the *Electrical Characteristics* table show the operation of the interface. DB0–DB3, together with the output-only DB4–DB15, also output the 16-bit conversion result. All bits are high impedance when $\overline{RD}=1$ or $\overline{CS}=1$.

DB3 (Int/Ext Reference)

DB3 selects the internal or external reference. The POR default = 0.

0 = internal reference, REFIO internally driven through a 10kΩ resistor, bypass with 0.1μF capacitor to AGND.

1 = external reference, drive REFIO with a high-quality reference.

DB2 (Output Data Format)

DB2 selects the output data format. The POR default = 0.

0 = offset binary.

1 = two's complement.

DB1 (Reserved)

Set to 0 for normal operation.

0 = normal operation.

1 = reserved; do not use.

DB0 (CONVST Mode)

DB0 selects the acquisition mode. The POR default = 0.

0 = CONVST controls the acquisition and conversion. Drive CONVST low to start acquisition. The rising edge of CONVST begins the conversion.

1 = acquisition mode starts as soon as the previous conversion is complete. The rising edge of CONVST begins the conversion.

Programming the Configuration Register

To program the configuration register, bring the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ low and apply the required configuration data on DB3–DB0 of the bus and then raise $\overline{\text{WR}}$ once to save changes.

Table 1. Configuration Register

DB3	DB2	DB1	DB0
Int/Ext	Output	Reserved	CONVST
Reference	Data Format		Mode

Starting a Conversion

CONVST initiates conversions. The MAX11044/ MAX11045/MAX11046 provide two acquisition modes set through the configuration register. Allow a quiet time (tq) of 500ns prior to the start of conversion to avoid any noise interference during readout or write operations from corrupting a sample.

In default mode (DB0 = 0), drive CONVST low to place the MAX11044/MAX11045/MAX11046 into acquisition mode. All the input switches are closed and the internal T/H circuits track the respective input voltage. Keep the CONVST signal low for at least 1 μ s (tACQ) to enable proper settling of the sampled voltages. On the rising edge of CONVST, the switches are opened and the MAX11044/MAX11045/MAX11046 begin the conversion on all the samples in parallel. \overline{EOC} remains high until the conversion is completed.

In the second mode (DB0 = 1), the MAX11044/ MAX11045/MAX11046 enter acquisition mode as soon as the previous conversion is completed. CONVST rising edge initiates the next sample and conversion sequence. CONVST needs to be low for at least 20ns to be valid.

Provide adequate time for acquisition and the requisite quiet time in both modes to achieve accurate sampling and maximum performance of the MAX11044/MAX11046.

Reading Conversion Results

The $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are active-low, digital inputs that control the readout through the 16-bit, parallel, 20MHz data bus (D0–D15). After $\overline{\text{EOC}}$ transitions low, read the conversion data by driving $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low. Each low period of $\overline{\text{RD}}$ presents the next channel's result. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are high, the data bus is high impedance. $\overline{\text{CS}}$ may be driven high between individual channel readouts or left low during the entire 8-channel readout.

Reference

Internal Reference

The MAX11044/MAX11045/MAX11046 feature a precision, low-drift, internal bandgap reference. Bypass REFIO with a 0.1µF capacitor to AGND to reduce noise. The REFIO output voltage may be used as a reference for other circuits. The output impedance of REFIO is $10 k\Omega$. Drive only high impedance circuits or buffer externally when using REFIO to drive external circuitry.

__ /N/1XI/M

External Reference

Set the configuration register to disable the internal reference and drive REFIO with a high-quality external reference. To avoid signal degradation, ensure that the integrated reference noise applied to REFIO is less than $10\mu V$ in the bandwidth of up to 50kHz.

Reference Buffer

The MAX11044/MAX11045/MAX11046 have a built-in reference buffer to provide a low-impedance reference source to the SAR converters. This buffer is used in both internal and external reference mode. The reference buffer output feeds five RDC pins. The RDC pins should be all connected together on the PCB. The reference buffer is externally compensated and requires at least 10µF on the RDC node. For best performance, provide a total of at least 80µF on the RDC outputs.

Transfer Functions

Figures 8 and 9 show the transfer functions for all the formats and devices. Code transitions occur halfway between successive-integer LSB values.

Layout, Grounding, and Bypassing

For best performance use PCBs with ground planes. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital lines parallel to one another (especially clock lines), and avoid running digital lines underneath the ADC package. A single solid GND plane configuration with digital signals routed from one direction and analog signals from the other pro-

vides the best performance. Connect DGND, AGND, and AGNDS pins on the MAX11044/MAX11045/MAX11046 to this ground plane. Keep the ground return to the power supply for this ground low impedance and as short as possible for noise-free operation.

To achieve the highest performance, connect all the RDC pins (22, 28, 36, 43, and 49) to a local RDC plane on the PCB. A total of at least $80\mu F$ of capacitance should be placed on this RDC plane. If two capacitors are used, place each as close as possible to pins 22 and 49. If four capacitors are used, place each as close as possible to pins 22, 28, 43, and 49. For example, two $47\mu F$, 10V X5R capacitors in 1210 case size can be placed as close as possible to pins 22 and 49 will provide excellent performance. Alternatively, four $22\mu F$, 10V X5R capacitors in 1210 case size placed as close as possible to pins 22, 28, 43, and 49 will also provide good performance. Ensure that each capacitor is connected directly into the GND plane with an independent via.

If Y5U or Z5U ceramics are used, be aware of the high-voltage coefficient these capacitors exhibit and select higher voltage rating capacitors to ensure that at least $80\mu F$ of capacitance is on the RDC plane when the plane is driven to 4.096V by the built-in reference buffer. For example, a $22\mu F$ X5R with a 10V rating is approximately $20\mu F$ at 4.096V, whereas, the same capacitor in Y5U ceramic is just $13\mu F$. However, a Y5U $22\mu F$ capacitor with a 25V rating cap is approximately $20\mu F$ at 4.096V.




Figure 4. Programming Configuration-Register Timing Requirements




Figure 5. Readout Timing Requirements




Figure 6. Conversion Timing Diagram (DB0 = 0)




Figure 7. Conversion Timing Diagram (DB0 = 1)

Bypass AVDD and DVDD to the ground plane with 0.1μF ceramic chip capacitors on each pin as close as possible to the device to minimize parasitic inductance. Add at least one bulk 10μF decoupling capacitor to AVDD and DVDD per PCB. Interconnect all of the AVDD inputs and DVDD inputs using two solid power planes. For best performance, bring the AVDD power plane in on the analog interface side of the MAX11044/MAX11045/MAX11046 and the DVDD power plane from the digital interface side of the device.

For acquisition periods near minimum (1µs) use a 1nF COG ceramic chip capacitor between each of the channel inputs to the ground plane as close as possible to the MAX11044/MAX11045/MAX11046. This capacitor reduces the inductance seen by the sampling circuitry and reduces the voltage transient seen by the input source circuit.

Typical Application Circuits

Power-Grid Protection

Figure 10 shows a typical power-grid protection application.

DSP Motor Control

Figure 11 shows a typical DSP motor control application.

Definitions

Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from a straight line. For these devices, this straight line is a line drawn between the end points of the transfer function, once offset and gain errors have been nullified.




Figure 8. Two's Complement Transfer Function

Differential Nonlinearity (DNL)

DNL is the difference between an actual step width and the ideal value of 1 LSB. For these devices, the DNL of each digital output code is measured and the worst-case value is reported in the *Electrical Characteristics* table. A DNL error specification of greater than -1 LSB guarantees no missing codes and a monotonic transfer function. For example, -0.9 LSB guarantees no missing code while -1.1 LSB results in missing code.

Offset Error

For the MAX11044/MAX11045/MAX11046, the offset error is defined at code transition 0x8000 to 0x8001 in offset binary encoding and 0x0000 to 0x0001 for two's complement encoding. The offset code transitions should occur with an analog input voltage of exactly 0.5 x (10/4.096) x VREF/65,536 above GND. The offset error is defined as the deviation between the actual analog input voltage required to produce the offset code transition and the ideal analog input of 0.5 x (10/4.096) x VRFF/65,536 above GND, expressed in LSBs.

Gain Error

Gain error is defined as the difference between the change in analog input voltage required to produce a top code transition minus a bottom code transition, subtracted from the ideal change in analog input voltage on (10/4.096) x VREF x (65,534/65,536). For the MAX11044/MAX11045/MAX11046, top code transition is 0x7FFE to 0x7FFF in two's complement mode and 0xFFFE to 0xFFFF in offset binary mode. The bottom code transition is 0x8000 and 0x8001 in two's complement




Figure 9. Offset-Binary Transfer Function




Figure 10. Power-Grid Protection

16 _______//I/XI/M




Figure 11. DSP Motor Control

mode and 0x0000 and 0x0001 in offset binary mode. For the MAX11044/MAX11045/MAX11046, the analog input voltage to produce these code transitions is measured and the gain error is computed by subtracting (10/4.096) x $V_{REF} \times (65,534/65,536)$ from this measurement.

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADC's resolution (N bits):

$$SNR = (6.02 \times N + 1.76)dB$$

where N=16 bits. In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components not including the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)

SINAD is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals:

$$SINAD(dB) = 10 \times log \left[\frac{Signal_{RMS}}{(Noise + Distortion)_{RMS}} \right]$$

Effective Number of Bits (ENOB)

The ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the ENOB as follows:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

Total Harmonic Distortion (THD)

THD is the ratio of the RMS of the first five harmonics of the input signal to the fundamental itself. This is:

THD =
$$20 \times log \left[\frac{\sqrt{V2^2 + V3^2 + V4^2 + V5^2}}{V_1} \right]$$

where V_1 is the fundamental amplitude and V_2 through V_5 are the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest frequency component.

Aperture Delay

Aperture delay (tAD) is the time delay from the sampling clock edge to the instant when an actual sample is taken.

Aperture Jitter

Aperture jitter (tAJ) is the sample-to-sample variation in aperture delay.

Channel-to-Channel Isolation

Channel-to-channel isolation indicates how well each analog input is isolated from the other channels. Channel-to-channel isolation is measured by applying DC to channels 1 to 7, while a -0.4dBFS sine wave at 60Hz is applied to channel 0. A 10ksps FFT is taken for channel 0 and channel 1. Channel-to-channel isolation is expressed in dB as the power ratio of the two 60Hz magnitudes.

Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC in a manner that ensures that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased 3dB.

Full-Power Bandwidth

A large -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. This point is defined as full-power input bandwidth frequency.

Positive Full-Scale Error

The error in the input voltage that causes the last code transition of FFFE to FFFF (hex) (in default offset binary mode) or 7FFE to 7FFF (hex) (in two's complement mode) from the ideal input voltage of $32,766.5 \times (5/4.096) \times (V_{REFIO}/65,536)$ after correction for offset error.

Negative Full-Scale Error

The error in the input voltage that causes the first code transition of 0000 to 0001 (hex) (in default offset binary mode) or 8000 to 8001 (hex) (in two's complement mode) from the ideal input voltage of $-32,767.5 \times (5/4.096) \times (V_{REFIO}/65,536)$ after correction for offset error.

__ /N/XI/N

Chip	Inf	orm	ation

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
56 TQFN-EP	T5688+2	<u>21-0135</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.