

# SANYO Semiconductors DATA SHEET

LC723661,

CMOS IC

Electronic tuning radio for car audio

ETP Controllers LC723663

**ETR Controllers** 

#### Overview

The LC723661, 723662 and 723663 are ETR controllers that can support up to 64KB of ROM and up to 4KB of RAM. These are an 80-pin version of the 100-pin LC723780 series.

They have a built-in serial I/O port and 6-input 8-bit A/D converter to enhance communication with the internal and external devices.

#### **Functions**

• ROM : Up to 32K steps (32767×16-bits)

The subroutine area holds 4K steps (4,096×16-bits)

RAM : Up to 8K×4-bits (In banks 00 through 7F)

LC723661-ROM 32KB, RAM 2KB LC723662-ROM 48KB, RAM 2KB LC723663-ROM 64KB, RAM 4KB

 Stack : 32 levels

• Serial I/O : Two channels. These circuits can support both 2-wire and 3-wire 8-bit communication

> techniques, and can be switched between MSB first and LSB first operation. One of six internally generated serial transfer clock rates can be selected: 12.5kHz,

37.5kHz, 187.5kHz, 281.25kHz, 375kHz, and 450kHz

: Five interrupt inputs (pins INT0, 1, 4, and 5, and the HOLD pin) • External interrupts

These interrupts can be set to switch between rising and falling edges, although the HOLD

pin only supports falling edge detection.

• Internal interrupts : Six interrupts ; four internal timer interrupts, and two serial I/O interrupts.

- \* This production is produced and sold by SANYO under license of the Silicon Storage Technology Inc. Specifications and information herein are subject to change without notice.
- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

• Interrupt nesting levels : 11 levels

Interrupts are prioritized in hardware as follows:

HOLD pin>INT0 pin>INT1 pin> INT4 pin>INT5 pin>

S-I/O0>S-I/O1>Internal TMR0>Internal TMR1>Internal TMR2>

Internal TMR3

• A/D Converter : 8-bit resolution and 6 inputs

• General-purpose ports : Input ports : 10

Output ports: 2

I/O ports: 48 (These pins can be switched between input and output in 1-bit units.)

• PLL block : Includes a sub-charge pump for high-speed locking.

Supports dead zone control. Built-in unlock detection circuit

Twelve reference frequencies: 1kHz, 3kHz, 3.125kHz, 5kHz, 6.25kHz, 9kHz,

10kHz, 12.5kHz, 25kHz, 30kHz, 50kHz, and 100kHz

• Universal counter : This 20-bit counter can be used for either frequency or period measurement and

supports four measurement (calculation) periods: 1ms, 4ms, 8ms, and 32ms

• Timers : Two fixed timers and two programmable timers (8-bit counters)

TMR0 : Supports four periods : 10µs, 100µs, 1ms, and 5ms TMR1 : Supports four periods : 10µs, 100µs, 1ms, and 10ms

TMR2 and TMR3: Programmable 8-bit counters.

Input clocks with 10µs, 100µs, and 1ms

One 125-ms timer flip-flop provided

• Beep circuit : Provides 12 fixed beep tones :

500Hz, 1kHz, 2kHz, 2.08kHz, 2.2kHz, 2.5kHz, 3.33kHz,

3.75kHz, 4.17kHz, and 7.03kHz Programmable 8-bit beep tone generator.

Reference clocks with frequencies of 50kHz, 15kHz, and 5kHz.

• Reset : Built-in voltage detection reset circuit

External reset pin

• Cycle time : 1.33µs/833ns (All instructions are one word), X'tal : 4.5MHz/7.2MHz

(4.5 MHz when initialization is to be performed. When 7.2 MHz is used, select <math>4.5 MHz

by software.)

• Halt mode : Stops the operation clock of the controller.

There are four conditions that can clear Halt mode: Interrupt requests, timer flip-flop overflows, port PA inputs, and HOLD pin inputs.

• Operating supply voltage: 4.5 to 5.5V (Microcontroller block only: 3.5 to 5.5V)

Package : QIP80EOTP version : LC72F3661

• Development tools : Emulator : RE128V

Evaluation chip : LC72EV3780 Evaluation board : EB-72EV3780

# **Specifications**

# Absolute Maximum Ratings at $Ta=25^{\circ}C\ V_{SS}=0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +6.5	V
Input voltage	V <sub>IN</sub> 1	All input pins	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT</sub> 1	PJ-PORT	-0.3 to +14	٧
	V <sub>OUT</sub> 2	All input pins other than V <sub>OUT</sub> 1	-0.3 to V <sub>DD</sub> +0.3	>
Output current	I <sub>OUT</sub> 1	PJ-PORT	0 to 5	mA
	I <sub>OUT</sub> 2	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PQ, PR, PS-PORT, E01, E02	0 to 3	mA
Allowable power dissipation	Pd max	Ta = -40 to +85 °C	400	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-45 to +125	°C

# Allowable Operating Range at Ta = -40 to +85°C, $V_{\sc DD}$ = 3.5 to 5.5V

Danasatas	Comment of	Pins		:4		
Parameter	Symbol	Pins	min	typ	mx	uit
Supply voltage	V <sub>DD</sub> 1	PLL operation	4.5	5.0	5.5	
	V <sub>DD</sub> 2	Memory retention	1.1		5.5	V
	V <sub>DD</sub> 3	CPU operation	3.5		5.5	
Input high-level voltage	V <sub>IH</sub> 1	PB, PH, PI, PL, PM, PN, PO, PQ, PR, PS-PORT, HCTR, LCTR	0.7V <sub>DD</sub>		$V_{DD}$	٧
	V <sub>IH</sub> 2	PD, PE, PF, PG, PK-PORT, LCTR (in period measurement mode), HOLD, RESET	0.8V <sub>DD</sub>		V <sub>DD</sub>	٧
	V <sub>IH</sub> 3	SNS	2.5		$V_{DD}$	V
	V <sub>IH</sub> 4	PA-PORT	0.6V <sub>DD</sub>		$V_{DD}$	V
Input low-level voltage	V <sub>IL</sub> 1	PB, PH, PI, PL, PM, PN, PO, PQ, PR, PS-PORT, HCTR, LCTR	0		0.3V <sub>DD</sub>	V
	V <sub>IL</sub> 2	PA, PD, PE, PF, PG, PK-PORT, LCTR (in period measurement mode), RESET	0		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> 3	SNS	0		1.1	٧
	V <sub>IL</sub> 4	HOLD	0		0.4V <sub>DD</sub>	V
Input amplitude	V <sub>IN</sub> 1	XIN	0.5		1.5	Vrms
	V <sub>IN</sub> 2	FMIN	0.07		1.5	Vrms
	V <sub>IN</sub> 3	FMIN, AMIN, HCTR, LCTR	0.04		1.5	Vrms
Input voltage range	V <sub>IN</sub> 6	ADI0 to ADI7	0		$V_{DD}$	V
Input frequency	F <sub>IN</sub> 1	XIN	4.0	4.5	8.0	MHz
	F <sub>IN</sub> 2	FMIN: V <sub>IN</sub> 2, V <sub>DD</sub> 1	10		150	MHz
	F <sub>IN</sub> 3	FMIN: V <sub>IN</sub> 3, V <sub>DD</sub> 1	10		130	MHz
	F <sub>IN</sub> 4	AMIN(H): V <sub>IN</sub> 3, V <sub>DD</sub> 1	2.0		40	MHz
	F <sub>IN</sub> 5	AMIN(L): V <sub>IN</sub> 3, V <sub>DD</sub> 1	0.5		10	MHz
	F <sub>IN</sub> 6	HCTR: V <sub>IN</sub> 3, V <sub>DD</sub> 1	0.4		12	MHz
	F <sub>IN</sub> 7	LCTR: V <sub>IN</sub> 3, V <sub>DD</sub> 1	100		500	kHz
	F <sub>IN</sub> 8	LCTR (in period measurement) : V <sub>IH</sub> 2, V <sub>IL</sub> 2, V <sub>DD</sub> 1	1		20×10 <sup>3</sup>	Hz

## **Electrical Characteristics** in the allowable operating ranges

Deservator	O. wash ad	Diag		Ratings		unit
Parameter	Symbol	Pins	min typ ma		max	unit
Input high-level current	I <sub>IH</sub> 1	XIN : V <sub>I</sub> = V <sub>DD</sub> = 5.0V	2.0	5.0	15	μΑ
	I <sub>IH</sub> 2	FMIN, AMIN, HCTR, LCTR: V <sub>I</sub> = V <sub>DD</sub> = 5.0V	4.0	10	30	μΑ
	I <sub>IH</sub> 3	PA, PB, PD, PE, PF, PG, PH, PI, PK, PL, PM, PN, PO, PQ, PR, PS-PORT, SNS, HOLD, RESET, HCTR, LCTR: VI = VDD = 5.0V (with the ports PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PQ, PR, and PS-PORT set to input mode)			3	μΑ
Input low-level current	I <sub>IL</sub> 1	$XIN: V_I = V_{DD} = V_{SS}$	2.0	5.0	15	μΑ
	I <sub>IL</sub> 2	FMIN, AMIN, HCTR, LCTR: V <sub>I</sub> = V <sub>DD</sub> = V <sub>SS</sub>	4.0	10	30	μΑ
	I <sub>IL</sub> 3	PA, PB, PD, PE, PF, PG, PH, PI, PK, PL, PM, PN, PO, PQ, PR, PS-PORT, SNS, HOLD, RESET, HCTR, LCTR:  VI = VSS  (with the ports PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PQ, PR, and PS-PORT set to input mode)			3	μА
Hysteresis	VH	PD, PE, PF, PG, PK-PORT, RESET, LCTR (in period measurement)	0.1V <sub>DD</sub>	0.2V <sub>DD</sub>		٧
Output high-level voltage	V <sub>OH</sub> 1	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PQ, PR, PS-PORT: I <sub>O</sub> = -1mA	V <sub>DD</sub> -1.0			٧
	V <sub>OH</sub> 2	EO1, EO2: I <sub>O</sub> = -500μA	V <sub>DD</sub> -1.0			V
	V <sub>OH</sub> 3	XOUT: I <sub>O</sub> = -200μA	V <sub>DD</sub> -1.0			V
Output low-level voltage	V <sub>OL</sub> 1	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PQ, PR, PS-PORT: I <sub>O</sub> = -1mA			1.0	٧
	V <sub>OL</sub> 2	EO1, EO2: I <sub>O</sub> = -500μA			1.0	V
	V <sub>OL</sub> 3	XOUT : I <sub>O</sub> = -200μA			1.5	V
	V <sub>OL</sub> 4	PJ-PORT : I <sub>O</sub> = -5mA			2.0	V
Output off leakage current	I <sub>OFF</sub> 1	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PQ, PR, PS-PORT	-3		+3	μΑ
	I <sub>OFF</sub> 2	EO1, EO2	-100		+100	nA
	I <sub>OFF</sub> 3	PJ-PORT	-5		+5	μА
A/D conversion error		ADI0 to ADI7	-1.5		+1.5	LSB
Rejected pulse width	P <sub>REJ</sub> 1	SNS			50	μs
Power down detection voltage	V <sub>DET</sub>		2.7	3.0	3.3	٧
Power supply current	I <sub>DD</sub> 1	V <sub>DD</sub> 1 : F <sub>IN</sub> 2 = 130MHz Ta = 25°C		5	10	mA
	I <sub>DD</sub> 2	V <sub>DD</sub> 1 : F <sub>IN</sub> 2 = 130MHz Ta = 25°C		5.5	11	mA
	I <sub>DD</sub> 3	V <sub>DD</sub> 2 : Halt mode Ta = 25°C, X'tal : 4.5 MHz  *1 (Fig. 1)		0.45		mA
	I <sub>DD</sub> 4	V <sub>DD</sub> 2 : Halt mode Ta = 25°C, X'tal : 7.2MHz		0.55		mA
	I <sub>DD</sub> 5	Backup mode (OSC stopped)  V <sub>DD</sub> = 5.5V, Ta = 25°C *2 (Fig. 2)			5	μА
	I <sub>DD</sub> 6	Backup mode (OSC stopped)  V <sub>DD</sub> = 2.5V, Ta = 25°C *2 (Fig. 2)			1	μА

<sup>\*1:</sup> Twenty instruction steps are executed every millisecond. The PLL, universal counter, and other functions are stopped.

## **Test Circuits**




Figure 1. HALT current test condition





Figure 2. BACK UP current test condition


## **Package Dimensions**

unit:mm (typ)


3174A



## **Pin Assignment**



### **Block Diagram**



# **Pin Description**

Pin name	Pin No.	I/O	Pin explanation	Equivalent circuit
PA0	26	1	Dedicated input ports.	· BACK UP
PA1	25		These ports are designed with a low threshold voltage.	BACK OF
PA2	24		Input is disabled in Backup mode.	
PA3	23		' '	
				!
				ILC05529
PB0	22	I/O	General-purpose I/O ports.	L DAOI/LID
PB1	21		The mode (input or output) is set using the IOS2 instruction.	BACK UP
PB2	20		Input is disabled and the pins go to the high-impedance state in	ightharpoonup
PB3	19		Backup mode.	
			These ports are set up as general-purpose input ports after a power	
			on reset.	
				ILC05530
DD0//NIT4	40	1/0	0	
PD0/INT4 PD1/INT5	18 17	I/O	General-purpose I/O and external interrupt shared function ports.  The input formats are Schmitt inputs.	
PD2	16		The external interrupt function is enabled when the external interrupt	
PD3	15		enable flag is set.	
, 50	10		When used as general-purpose I/O ports:	
			The mode (input or output) is set in 1-bit units using the IOS2	
			instruction.	
			When used as external interrupt pins :	
			The external interrupt functions are enabled by setting the	
			corresponding external interrupt enable flag (INT4EN or INT5EN).	
			In this case, the pins must be set to input mode in advance.	
			Input is disabled and the pins go to the high-impedance state in	
			Backup mode.	
			These ports are set up as general-purpose input ports after a power	
			on reset.	
PE0	14	I/O	General-purpose I/O ports	
PE1	13		The input formats are Schmitt inputs.	BACK UP
			The mode (input or output) is set in 1-bit units using the IOS1	
			instruction	
			Input is disabled and the pins go to the high-impedance state in	
			Backup mode.	
			These ports are set up as general-purpose input ports after a power	ILC05532
			on reset.	
PF0	12	I/O	General-purpose I/O ports with shared functions as serial I/O ports.	
PF1/SCK1	11		The input formats are Schmitt inputs.	
PF2/SO1	10		The IOS1 instruction is used to switch between the general-purpose	
PF3/SI1	9		I/O port and serial I/O port functions.	
PG0	8 7		When used as general-purpose I/O ports:  The pine are set to the general purpose I/O port function using the	
PG1/SCK0 PG2/SO0	6		The pins are set to the general-purpose I/O port function using the IOS1 instruction.	
PG2/S00 PG3/SI0	5		The mode (input or output) is set in 1-bit units using the IOS1	
1 03/010	3		instruction	
			When used serial I/O ports :	
			The pins are set to the serial I/O port function using the IOS1	
			instruction.	
			[Pin states when set to the serial I/O port function]	
			PF0, PG0 General-purpose I/O	
			PF1, PG1 SCK input or output	
			PF2, PG2 SO output	
			PF3, PG3 SI input	
			Input is disabled and the pins go to the high-impedance state in	
			Backup mode.	
			These ports are set up as general-purpose input ports after a power	
			on reset.	

Continued from preceding page.

Continued from	m preceding	page.		
Pin name	Pin No.	I/O	Pin explanation	Equivalent circuit
XIN XOUT	1 80	0	Connections for 4.5MHz/7.2MHz crystal oscillator element	XIN DATE OF THE STATE OF THE ST
EO1 EO2	78 77	0	Main charge pump outputs.  These pins output a high level when the frequency of the local oscillator divided by n is higher than that of the reference frequency, and they output a low level when that frequency is lower.  They go to the high-impedance state when the frequencies match.  These pins go to the high-impedance state in Backup mode, after a power on reset, and in the PLL stopped state.	ILC05535
V <sub>DD</sub> PORT V <sub>DD</sub> PLL V <sub>SS</sub> CPU	31 73	-	+ pin of power supply (These pins must connected to VDD.)  The V <sub>DD</sub> PORT pin is mainly supply power for the peripheral I/O blocks.  The V <sub>DD</sub> PLL pin is mainly for the PLL circuits and the regulator.  Power supply ground pin (These pins must be connected to ground.)	
V <sub>SS</sub> PORT V <sub>SS</sub> ADC V <sub>SS</sub> PLL	32 65 76		The V <sub>SS</sub> PORT pin is mainly supply power for the peripheral I/O blocks.  The V <sub>SS</sub> PLL pin is mainly for the PLL circuits and the regulator.  The V <sub>SS</sub> CPU pin is mainly used by the CPU block.  The V <sub>SS</sub> ADC pin is mainly used by the ADC block.	
VREG	3	0	Internal low voltage output.	
			Connect a bypass capacitor to this pin.	
FMIN	75	ı	FM VCO (local oscillator) input.  This pin is selected with CW1 in the PLL instruction.  The signal input to this pin must be capacitor coupled.  Input is disabled in Backup mode, after a power on reset, and in the PLL stopped state.	
AMIN	74	I	AM VCO (local oscillator) input.  This pin is selected and the band set with CW1 (b1, b0) in the PLL instruction.  b1 b0 Band  1 0 2 to 40MHz (SW, AM upconversion)  1 1 0.5 to 10MHz (MW, LW)  The signal input to this pin must be capacitor coupled.  Input is disabled in Backup mode, after a power on reset, and in the	
HCTR	72	1	PLL stopped state.  Universal counter and general-purpose input shared function input port. The IOS1 instruction is used for switching between the universal counter and general-purpose input functions.  • When used for frequency measurement:  The universal counter function is set up with the IOS1 instruction.  The counter is controlled using UCS and UCC instructions.  Since this pin functions as an AC amplifier in this mode, the input signal must be input with capacitor coupling.  • When used as a general-purpose input pin:  The general-purpose input function is set up with the IOS1 instruction.  Data is read from the port using the INR (b0) instruction.  Input is disabled in Backup mode. (The input pin will be pulled down.)  The universal counter function is selected after a power on reset.	PLL Stop instruction ILC05536

Continued from preceding page.

Pin name	Pin No.	I/O	Pin explanation	Equivalent circuit
LCTR	71	I	Universal counter (frequency or period measurement) and general-	
			purpose input shared function input port.	
			The IOS1 instruction is used for switching between the universal	
			counter and general-purpose input functions.	
			When used for frequency measurement :	
			The universal counter function is set up with the IOS1 instruction.	
			Set up LCTR frequency measurement mode with the UCS	
			instruction, and control operation with the UCC instruction.	: <del>-</del>
			Since this pin functions as an AC amplifier in this mode, the input	
			signal must be input with capacitor coupling.	
			When used for period measurement :	
			The universal counter function is set up with the IOS1 instruction.	├ ├ PLL Stop instruction
			Set up LCTR frequency measurement mode with the UCS	7/7
			instruction, and control operation with the UCC instruction.	ILC05536
			Since the bias feedback resistor is disconnected in this mode, the	
			input signal must be input with DC coupling.	
			When used as a general-purpose input pin:	
			The general-purpose input port function is set up with the IOS1	
			instruction.	
			Data is read from the port using the INR (b1) instruction.	
			Input is disabled in Backup mode. (The input pin will be pulled down.)	
			The universal counter function (HCTR frequency measurement mode)	
			is selected after a power on reset.	
SNS	70	ı	Voltage sense and general-purpose input shared function port.	
			This input circuit is designed with a low input threshold voltage.	
			When used as a voltage sense input :	
			The pin is used to test for power failures on the return from Backup	
			mode.	
			Application can test this condition using the internal SNS flip-flop.	
			The SNS flip-flop can be tested with the TST instruction.	1
			(This usage requires external components, capacitors and resistors.	<u> </u>
			For the sample application circuit, see the user's manual.)	W. Gorran
			When used as a general-purpose input port :	ILC05539
			When used as a general-purpose input port the pin state can be	
			tested with the TST instruction.	
			Unlike the other input ports, input to this pin is not disabled in Backup	
			mode and after a power on reset. As a result, through currents must	
			be taken into account when designing applications that use this pin as	
HOLD	69	ı	a general-purpose input.  Power supply monitor (with interrupt function)	
HOLD	υ <del>υ</del>	'	This is designed with a high input threshold voltage.	
			This pin is normally connected to the ACC line and used for power off	
			detection.	
			When a power off state is detected, the HOLDON flag and the hold	
			interrupt request flag will be set.	ILC05539
			To enter Backup mode, execute a CKSTP instruction when the HOLD	
			pin is low. Set this pin high to clear Backup mode.	
RESET	60	1	<u> </u>	
KESEI	68	I	System reset pin.  When the CRIL is exercise or in Helt made, the system is reset when	
			When the CPU is operating or in Halt mode, the system is reset when	
			this pin is held low for at least one machine cycle. Execution starts	
			with the PC pointing to location 0. At this time the SNS flip-flop is set.	ILC05540
		Ī	A low level must be applied for at least 50ms when power is first	

Continued from preceding page.

Continued from				
Pin name	Pin No.	I/O	Pin explanation	Equivalent circuit
PH0/ADI0	67	ı	General-purpose input and A/D converter input shared function ports.	
PH1/ADI1	66		The IOS1 instruction is used to switch between the general-purpose	
PI0/ADI4	64		input and the A/D converter input functions.	
PI1/ADI5	63		When used as general-purpose input ports:	
PI2/ADI6	62		The general-purpose input port function is set up with the IOS1	
PI3/ADI7	61		instruction. (In bit units)	: BACK UP
			When used as A/D converter input pins :	
			The A/D converter input port function is set up with the IOS1	
			instruction. (In bit units)	To the
			The pin whose voltage is to be converted is specified with the IOS1	A/D converter input
			instruction, and the conversion is started with UCC instruction.	. ILC05541
			Note: Since input is disabled for ports specified for the ADI function,	12003341
			executing an input instruction for such a port will always return	
			a low level.	
			Input is disabled in Backup mode.	
			These ports are set up as general-purpose input ports after a power	
			on reset.	
PJ0	60	0	General-purpose output ports (high-voltage output)	!
PJ1	59		Since these are open-drain output circuits, external pull-up resistors	BACK UP
			are required.	
			The internal transistors are turned off (resulting in a high-level output)	
			in Backup mode and after a power on reset.	777   ILC05542
				1EC03342
PK0/INT0	58	I/O	General-purpose I/O and external interrupt shared function ports.	
PK1/INT1	57		The input formats are Schmitt inputs.	
			The external interrupt function is enabled when the external interrupt	
			enable flag is set.	
			When used as general-purpose I/O ports:	; BACK UP
			The mode (input or output) is set in 1-bit units using the IOS1	
			instruction.	
			When used as external interrupt pins :	
			The external interrupt functions are enabled by setting the	
			corresponding external interrupt enable flag (INT0EN through	i   ILC05543
			INT3EN). Here, the pins must be set to input mode in advance.	
			Input is disabled and the pins go to the high-impedance state in	
			Backup mode.	
			These ports are set up as general-purpose input ports after a power	
			on reset.	
PL0 to 3	56 to 53	I/O	General-purpose I/O ports	
PM0 to 3	52 to 49		The mode is switched between input and output with the IOS	
			instruction.	
			Input is disabled and the pins go to the high-impedance state in	
			Backup mode.	
			These ports are set up as general-purpose input ports after a power	
			on reset.	
PN0/BEEP	48	I/O	General-purpose I/O port and beep tone output shared function ports.	; BACK UP
PN1	47		The IOS2 instruction is used to switch between the general-purpose	BACK UP
PN2	46		I/O port and the beep tone output functions.	
PN3	45		When used as general-purpose I/O ports:  The second s	
			The general-purpose I/O port function is set up with the IOS2	7
			instruction.	
			(Pins PN1 through PN3 are dedicated general-purpose output pins.)	ILC05544
			When used as the beep tone output pin:  The based to see the beep tone output pin:  The based to see the beep tone output pin:	
			The beep tone output function is set up with the IOS2 instruction.	
			The frequency is set up with the BEEP instruction.	
			When this pin is used as the beep tone output pin, executing an	
			output instruction for this pin only sets the internal latch and has no	
			influence on the output.	
			Input is disabled and the pins go to the high-impedance state in	
			Backup mode.	
			These ports are set up as general-purpose input ports after a power	
	1	ı	on reset.	

Continued from preceding page.

Pin name	Pin No.	I/O	Pin explanation	Equivalent circuit
P00 P01 P02 P03	44 43 42 41	I/O	General-purpose I/O ports  The mode is switched between input and output with the IOS instruction.  Input is disabled and the pins go to the high-impedance state in Backup mode.  These ports are set up as general-purpose input ports after a power on reset.	BACK UP
PQ0 to 3 PR0 to 3 PS0 to 3	40 to 37 36 to 33 30 to 27	I/O	General-purpose I/O ports.  The mode is switched between input and output with the IOS instruction, and data is input with the INR instruction and output with the OUTR instruction.  The SPB, RPB, TPT, and TPF instruction cannot be used with these ports.  Input is disabled and the pins go to the high-impedance state in Backup mode.  These ports are set up as general-purpose input ports after a power on reset.	II.C05544
TEST1 TEST2	79 2		LSI test pins. These pins must be connected to GND.	

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 2006. Specifications and information herein are subject to change without notice.