

# BUK9606-55B

## N-channel TrenchMOS FET

Rev. 04 — 23 July 2009

Product data sheet

## 1. Product profile

### 1.1 General description

N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

### 1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Q101 compliant
- Suitable for logic level gate drive sources
- Suitable for thermally demanding environments due to 175 °C rating

### 1.3 Applications

- 12 V and 24 V loads
- Automotive systems
- General purpose power switching
- Motors, lamps and solenoids

### 1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DS}$	drain-source voltage	$T_j \geq 25\text{ °C}; T_j \leq 175\text{ °C}$	-	-	55	V
$I_D$	drain current	$V_{GS} = 5\text{ V}; T_{mb} = 25\text{ °C};$ see <a href="#">Figure 1</a> and <a href="#">3</a>	<a href="#">[1]</a>	-	75	A
$P_{tot}$	total power dissipation	$T_{mb} = 25\text{ °C};$ see <a href="#">Figure 2</a>	-	-	258	W
<b>Avalanche ruggedness</b>						
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	$I_D = 75\text{ A}; V_{sup} \leq 55\text{ V};$ $R_{GS} = 50\ \Omega; V_{GS} = 5\text{ V};$ $T_{j(init)} = 25\text{ °C};$ unclamped	-	-	679	mJ
<b>Dynamic characteristics</b>						
$Q_{GD}$	gate-drain charge	$V_{GS} = 5\text{ V}; I_D = 25\text{ A};$ $V_{DS} = 44\text{ V}; T_j = 25\text{ °C};$ see <a href="#">Figure 14</a> and <a href="#">15</a>	-	22	-	nC



**Table 1. Quick reference ...continued**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static characteristics</b>						
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 25\text{ A}; T_j = 25\text{ }^\circ\text{C};$ see <a href="#">Figure 11</a> and <a href="#">12</a>	-	4.8	5.4	mΩ
		$V_{GS} = 5\text{ V}; I_D = 25\text{ A}; T_j = 25\text{ }^\circ\text{C};$ see <a href="#">Figure 11</a> and <a href="#">12</a>	-	5.1	6	mΩ

[1] Continuous current is limited by package.

## 2. Pinning information

**Table 2. Pinning information**

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate	 <p><b>SOT404 (D2PAK)</b></p>	 <p><i>mbb076</i></p>
2	D	drain <a href="#">[1]</a>		
3	S	source		
mb	D	mounting base; connected to drain		

[1] It is not possible to make a connection to pin 2.

## 3. Ordering information

**Table 3. Ordering information**

Type number	Package		Version
	Name	Description	
BUK9606-55B	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404

## 4. Limiting values


**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>DS</sub>	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C	-	55	V	
V <sub>DGR</sub>	drain-gate voltage	R <sub>GS</sub> = 20 kΩ	-	55	V	
V <sub>GS</sub>	gate-source voltage		-15	15	V	
I <sub>D</sub>	drain current	T <sub>mb</sub> = 25 °C; V <sub>GS</sub> = 5 V; see <a href="#">Figure 1</a> and <a href="#">3</a>	<a href="#">[1]</a>	-	146	A
			<a href="#">[2]</a>	-	75	A
		T <sub>mb</sub> = 100 °C; V <sub>GS</sub> = 5 V; see <a href="#">Figure 1</a>	<a href="#">[2]</a>	-	75	A
I <sub>DM</sub>	peak drain current	T <sub>mb</sub> = 25 °C; t <sub>p</sub> ≤ 10 μs; pulsed; see <a href="#">Figure 3</a>	-	587	A	
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <a href="#">Figure 2</a>	-	258	W	
T <sub>stg</sub>	storage temperature		-55	175	°C	
T <sub>j</sub>	junction temperature		-55	175	°C	
<b>Source-drain diode</b>						
I <sub>S</sub>	source current	T <sub>mb</sub> = 25 °C;	<a href="#">[1]</a>	-	146	A
			<a href="#">[2]</a>	-	75	A
I <sub>SM</sub>	peak source current	t <sub>p</sub> ≤ 10 μs; pulsed; T <sub>mb</sub> = 25 °C	-	587	A	
<b>Avalanche ruggedness</b>						
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	I <sub>D</sub> = 75 A; V <sub>sup</sub> ≤ 55 V; R <sub>GS</sub> = 50 Ω; V <sub>GS</sub> = 5 V; T <sub>j(init)</sub> = 25 °C; unclamped	-	679	mJ	

[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.




**Fig 1. Continuous drain current as a function of mounting base temperature**



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$


**Fig 2. Normalized total power dissipation as a function of mounting base temperature**



## 5. Thermal characteristics

**Table 5. Thermal characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see <a href="#">Figure 4</a>	-	-	0.58	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient		-	50	-	K/W



**Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration**


## 6. Characteristics

**Table 6. Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static characteristics</b>						
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \mu\text{A}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ }^\circ\text{C}$	50	-	-	V
		$I_D = 250 \mu\text{A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ }^\circ\text{C}$	55	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ }^\circ\text{C};$ see <a href="#">Figure 9</a> and <a href="#">10</a>	-	-	2.3	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ }^\circ\text{C};$ see <a href="#">Figure 9</a> and <a href="#">10</a>	1.1	1.5	2	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ }^\circ\text{C};$ see <a href="#">Figure 9</a> and <a href="#">10</a>	0.5	-	-	V
$I_{DSS}$	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ }^\circ\text{C}$	-	0.02	1	$\mu\text{A}$
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ }^\circ\text{C}$	-	-	500	$\mu\text{A}$
$I_{GSS}$	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 15 \text{ V}; T_j = 25 \text{ }^\circ\text{C}$	-	2	100	nA
		$V_{DS} = 0 \text{ V}; V_{GS} = -15 \text{ V}; T_j = 25 \text{ }^\circ\text{C}$	-	2	100	nA
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ }^\circ\text{C};$ see <a href="#">Figure 11</a> and <a href="#">12</a>	-	-	6.4	m $\Omega$
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ }^\circ\text{C};$ see <a href="#">Figure 11</a> and <a href="#">12</a>	-	4.8	5.4	m $\Omega$
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175 \text{ }^\circ\text{C};$ see <a href="#">Figure 11</a> and <a href="#">12</a>	-	-	12	m $\Omega$
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ }^\circ\text{C};$ see <a href="#">Figure 11</a> and <a href="#">12</a>	-	5.1	6	m $\Omega$
<b>Dynamic characteristics</b>						
$Q_{G(tot)}$	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V};$ $T_j = 25 \text{ }^\circ\text{C};$ see <a href="#">Figure 14</a> and <a href="#">15</a>	-	60	-	nC
$Q_{GS}$	gate-source charge		-	11	-	nC
$Q_{GD}$	gate-drain charge		-	22	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	$I_D = 25 \text{ A}; V_{DS} = 44 \text{ V}; T_j = 25 \text{ }^\circ\text{C};$ see <a href="#">Figure 14</a> and <a href="#">15</a>	-	2.4	-	V
$C_{iss}$	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$ $T_j = 25 \text{ }^\circ\text{C};$ see <a href="#">Figure 16</a>	-	5674	7565	pF
$C_{oss}$	output capacitance		-	755	906	pF
$C_{rss}$	reverse transfer capacitance		-	255	350	pF
$t_{d(on)}$	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 1.2 \text{ } \Omega; V_{GS} = 5 \text{ V};$ $R_{G(ext)} = 10 \text{ } \Omega; T_j = 25 \text{ }^\circ\text{C}$	-	37	-	ns
$t_r$	rise time		-	95	-	ns
$t_{d(off)}$	turn-off delay time		-	117	-	ns
$t_f$	fall time		-	106	-	ns
$L_D$	internal drain inductance	from drain lead 6 mm from package to center of die; $T_j = 25 \text{ }^\circ\text{C}$	-	4.5	-	nH
		from upper edge of drain mounting base to center of die; $T_j = 25 \text{ }^\circ\text{C}$	-	2.5	-	nH
$L_S$	internal source inductance	from source lead to source bonding pad; $T_j = 25 \text{ }^\circ\text{C}$	-	7.5	-	nH


**Table 6. Characteristics ...continued**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Source-drain diode</b>						
$V_{SD}$	source-drain voltage	$I_S = 25\text{ A}$ ; $V_{GS} = 0\text{ V}$ ; $T_j = 25\text{ }^\circ\text{C}$ ; see <a href="#">Figure 13</a>	-	0.85	1.2	V
$t_{rr}$	reverse recovery time	$I_S = 20\text{ A}$ ; $di_S/dt = -100\text{ A}/\mu\text{s}$ ; $V_{GS} = 0\text{ V}$ ;	-	64	-	ns
$Q_r$	recovered charge	$V_{DS} = 30\text{ V}$ ; $T_j = 25\text{ }^\circ\text{C}$	-	79	-	nC




$T_j = 25\text{ }^\circ\text{C}$

**Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values**




$T_j = 25\text{ }^\circ\text{C}$

**Fig 6. Drain-source on-state resistance as a function of drain current; typical values**




$T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 25\text{ V}$

**Fig 7. Forward transconductance as a function of drain current; typical values**




$V_{DS} = 25\text{ V}$

**Fig 8. Transfer characteristics: drain current as a function of gate-source voltage; typical values**




$$I_D = 1\text{ mA}; V_{DS} = V_{GS}$$

**Fig 9. Gate-source threshold voltage as a function of junction temperature**




$$T_j = 25\text{ }^\circ\text{C}; V_{DS} = V_{GS}$$

**Fig 10. Sub-threshold drain current as a function of gate-source voltage**



$$T_j = 25\text{ }^\circ\text{C}; I_D = 25\text{ A}$$


**Fig 11. Drain-source on-state resistance as a function of gate-source voltage; typical values**



$$a = \frac{R_{DSon}}{R_{DSon(25^\circ\text{C})}}$$


**Fig 12. Normalized drain-source on-state resistance factor as a function of junction temperature**






$V_{GS} = 0V$

**Fig 13. Source current as a function of source-drain voltage; typical values**




$T_j = 25^{\circ}C; I_D = 25A$

**Fig 14. Gate-source voltage as a function of gate charge; typical values**



003aaa508

**Fig 15. Gate charge waveform definitions**




$V_{GS} = 0V; f = 1MHz$

**Fig 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values**

**7. Package outline**

Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)

**SOT404**



**Fig 17. Package outline SOT404 (D2PAK)**

## 8. Revision history

**Table 7. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9606-55B_4	20090723	Product data sheet	-	BUK95_96_9E06_55B_3
Modifications:		<ul style="list-style-type: none"> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Type number BUK9606-55B separated from data sheet BUK95_96_9E06_55B_3.</li> </ul>		
BUK95_96_9E06_55B_3 (9397 750 13519)	20041130	Product data	-	BUK95_96_9E06_55B-02
BUK95_96_9E06_55B-02 (9397 750 10474)	20021010	Product data	-	BUK95_96_9E06_55B-01
BUK95_96_9E06_55B-01 (9397 750 09946)	20020813	Product data	-	-

## 9. Legal information

### 9.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**TrenchMOS** — is a trademark of NXP B.V.

## 10. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**11. Contents**

**1 Product profile . . . . .1**

1.1 General description . . . . .1

1.2 Features and benefits . . . . .1

1.3 Applications . . . . .1

1.4 Quick reference data . . . . .1

**2 Pinning information . . . . .2**

**3 Ordering information . . . . .2**

**4 Limiting values . . . . .3**

**5 Thermal characteristics . . . . .5**

**6 Characteristics . . . . .6**

**7 Package outline . . . . .10**

**8 Revision history . . . . .11**

**9 Legal information . . . . .12**

9.1 Data sheet status . . . . .12

9.2 Definitions . . . . .12

9.3 Disclaimers . . . . .12

9.4 Trademarks . . . . .12

**10 Contact information . . . . .12**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 23 July 2009

Document identifier: BUK9606-55B\_4