

# 1GHz TTL/CMOS Potato Chip

FEATURES:	<b>DESCRIPTION:</b>
. Patented technology	Potato Semiconductor's PO49FCT32802G is
. Max input frequency > 1GHz	designed for world top performance using
. Operating frequency up to 1GHz with 2pf load	submicron CMOS technology to achieve 1GHz
. Operating frequency up to 700MHz with 5pf load	TTL output frequency with less than 100ps
. Operating frequency up to 250MHz with 15pf load	output skew.
. Very low output pin to pin skew < 100ps	
. Very low pulse skew < 150ps	PO49FCT32802G is a 3.3V CMOS 1 input to 5
VCC = 1.65V  to  3.6V	outputs Buffered driver with integrated series
. Propagation delay < 1.9 ns max with 15pf load	damping resistors on all outputs to match 50 ohm
. Low input capacitance: 3pf typical	transmission line impedance. Typical applications
. 1:5 fanout	are clock and signal distribution.
. Available in 16pin 150mil wide QSOP package	
. Available in 16pin 173mil wide TSSOP package	

# **Pin Configuration**



# Logic Block Diagram



# **Pin Description**

Pin Name	Description
INA	Input
O1 to O5	Outputs

## 1GHz TTL/CMOS Potato Chip

## **Maximum Ratings**

Description	Max	Unit
Storage Temperature	-65 to 150	°C
Operation Temperature	-40 to 85	°C
Operation Voltage	-0.5 to +4.6	V
Input Voltage	-0.5 to Vcc+0.5	V
Output Voltage	-0.5 to Vcc+0.5	V

### Note:

stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied.

### **DC** Electrical Characteristics

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output High voltage	Vcc=3V Vin=VIH or VIL, IOH= -8mA	2.4	3	-	V
Vol	Output Low voltage	Vcc=3V Vin=VIH or VIL, IOH=12mA	-	0.4	0.5	V
Vih	Input High voltage	Guaranteed Logic HIGH Level (Input Pin)	2	-	Vcc	V
VIL	Input Low voltage	Guaranteed Logic LOW Level (Input Pin)	-0.5	-	0.8	V
Іш	Input High current	Vcc = 3.6V and Vin = 3.6V	-	-	1	uA
IIL	Input Low current	Vcc = 3.6V and Vin = 0V	-	-	-1	uA
Vik	Clamp diode voltage	Vcc = Min. And IIN = -18mA	-	-0.7	-1.2	V
Rs	Series Resistor			22		Ω

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, 25 °C ambient.
- 3. This parameter is guaranteed but not tested.
- 4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 5. VoH = Vcc 0.6V at rated current

## 1GHz TTL/CMOS Potato Chip

**Power Supply Characteristics** 

Symbol	Description	Test Conditions (1)	Min	Тур	Max	Unit
IccQ	Quiescent Power Supply Current	Vcc=Max, Vin=Vcc or GND	-	0.1	30	uA
ΔIcc	Power Supply Current per Input High	Vcc=Max, Vin=Vcc-0.6V	-	50	300	uA

### **Notes:**

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, 25°C ambient.
- 3. This parameter is guaranteed but not tested.
- 4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 5. VoH = Vcc 0.6V at rated current

### Capacitance

Parameters (1)	Description	Test Conditions	Тур	Max	Unit
Cin	Input Capacitance	Vin = 0V	3	4	pF
Cout	Output Capacitance	Vout = 0V	_	6	рF

### **Notes:**

## **Switching Characteristics**

Symbol	Description	<b>Test Conditions (1)</b>	Max	Unit
<b>t</b> PLH	Propagation Delay A to Bn	CL = 15pF	1.9	ns
<b>t</b> PHL	Propagation Delay A to Bn	CL = 15pF	1.9	ns
tr/tf	Rise/Fall Time	0.8V - 2.0V	1	ns
tsk(p)	Pulse Skew (Same Package)	CL = 15pF, 125MHz	0.15	ns
tsk(o)	Output Pin to Pin Skew (Same Package)	CL = 15pF, 125MHz	0.1	ns
tsk(pp)	Output Skew (Different Package)	CL = 15pF, 125MHz	0.4	ns
fmax	Input Frequency	CL = 50pF	100	MHz
fmax	Input Frequency	CL =15pF	250	MHz
fmax	Input Frequency	CL = 5pF	700	MHz
fmax	Input Frequency	CL = 2pF	1000	MHz


- 1. See test circuits and waveforms.
- 2. tpLH, tpHL, tsk(p), and tsk(o) are production tested. All other parameters guaranteed but not production tested.
- 3. Airflow of 1 m/s is recommended for frequencies above 133 MHz

<sup>1</sup> This parameter is determined by device characterization but not production tested.




### 1GHz TTL/CMOS Potato Chip

### **Test Waveforms**



### **Test Circuit**







11/22/0

## 1GHz TTL/CMOS Potato Chip

# Packaging Mechanical Drawing: 16 pin QSOP



# **Packaging Mechanical Drawing: 16 pin TSSOP**







3.3V 1:5 CMOS Clock Buffered Driver

01/05/06

# 1GHz TTL/CMOS Potato Chip

### **Ordering Information**

Ordering Code	Package Code	Package Description
PO49FCT32802T	Т	Pb-free & Green, 16-pin TSSOP
PO49FCT32802Q	Q	Pb-free & Green, 16-pin QSOP