8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89930A Series

MB89935A/935B/P935B/PV930A


The MB89930A series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such, timers, a serial interface, an A/D converter and an external interrupt.

■ FEATURES

- Models that support + 125 °C
- MB89600 Series CPU core
- Maximum memory space : 64 Kbytes
- Minimum execution time : 0.4 μs/10 MHz
- Interrupt processing time : 3.6 µs/10 MHz
- I/O ports : Max 21channels
- 21-bit timebase timer
- 8-bit PWM timer
- 8/16-bit capture timer/counter
- 10-bit A/D converter : 8 channels
- UART8-bit serial I/O
- External interrupt 1 : 3 channels
- External interrupt 2 : 8 channels

PACKAGES

(Continued)



(Continued)

- Wild Register : 2 bytes
- Low-power consumption modes (sleep mode, and stop mode)
- SSOP-30 and MQFP-48 package
- CMOS Technology

■ PRODUCT LINEUP

| Part number Parameter | MB89935A | MB89935B | MB89P935B | MB89PV930A | | |
|--|--|---|---|--|--|--|
| Classification | | ction product M product) | One-time PROM product (for small-scale production) | Piggyback/evaluation product (for development) | | |
| ROM size | | < 8 bits nask ROM) | 16 K × 8 bits (internal PROM) | $32 \text{ K} \times 8 \text{ bits}$ (external EPROM) | | |
| RAM size | | | 512×8 bits | | | |
| CPU functions | Number of ins Instruction bit Instruction ler Data bit lengt Minimum exe Interrupt proc | length : ngth : h : cution time : | 136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.4 μs to 6.4 μs (10 MHz) 3.6 μs to 57.6 μs (10 MHz) | | | |
| Ports | Ge | | I/O ports (CMOS) : 21 (also s orts are also an N-ch open-dra | | | |
| 21-bit time base timer | 21-bit Interr | 21-bit Interrupt cycle : 0.82 ms, 3.3 ms, 26.2 ms, or 419.4 ms with 10-MHz main clock | | | | |
| Watching timer | Reset generation cycle: 419.4 ms minimum with 10-MHz main clock | | | | | |
| 8-bit PWM timer | 8-bit resolutio | 8-bit interval timer operation (square output capable, operating clock cycle : 0.4 μs , 3.2 μs, 6.4 μs, 25.6 μs) 8-bit resolution PWM operation (conversion cycle : 102.4 μs to 26.84 s : in the selection of internal shift clock of 8/16-bit capture timer) Count clock selectable between 8-bit and 16-bit timer/counter outputs | | | | |
| 8/16-bit capture, timer/counter | 8-bit capture timer/counter × 1 channel + 8-bit timer or 16-bit capture timer/counter × 1 channel Capable of event count operation and square wave output using external clock input with 8-bit timer 0 or 16-bit counter | | | | | |
| UART | | | Transfer data length : 6/7/8 b | pits | | |
| 8-bit Serial I/O | 8 bits LSB first/MSB first selectable One clock selectable from four operation clocks (one external shift clock, three internal shift clocks : 0.8 μs, 6.4 μs, 25.6 μs) | | | | | |
| 12-bit PPG timer | | Output fr | equency : Pulse width and cyc | cle selectable | | |
| External interrupt 1 (wake-up function) | 3 channels (Interrupt vector, request flag, request output enabled) Edge selectable (Rising edge, falling edge, or both edges) Also available for resetting stop/sleep mode (Edge detectable even in stop mode) | | | | | |
| External interrupt 2 (wake-up function) | | | puts (Independent L-level inte ing stop/sleep mode (Level de | | | |

(Continued)

(Continued)

| Part number Parameter | MB89935A | MB89935B | MB89P935B | MB89PV930A | |
|--------------------------|---|----------|----------------|----------------|--|
| 10-bit A/D converter | 10-bit precision \times 8 channels A/D conversion function (Conversion time \pm 15.2 µs/10 MHz) Continuous activation by 8/16-bit timer/counter output or time-base timer counter | | | | |
| Wild Register | 8-bit × 2 | | | | |
| Standby mode | Sleep mode, and Stop mode | | | | |
| *Power supply Voltage | 2.2 V | to 5.5 V | 3.0 V to 5.5 V | 2.7 V to 5.5 V | |

* : The minimum operating voltage varies with the operating frequency, the function, and the connected ICE.

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89935A | MB89935B | MB89P935B | MB89PV930A |
|-------------|----------|----------|-----------|------------|
| FPT-30P-M02 | 0 | 0 | 0 | ×* |
| MQP-48C-P01 | × | × | × | 0 |

 \bigcirc : Available \times : Not available

 * : Adapter for 48-pin to 30-pin conversion (manufactured by Sunhayato Corp.) Part number : 48QF-30SOP-8L Inquiry : Sunhayato Corp. : TEL : (81) -3-3984-7791

FAX : (81) -3-3971-0535

E-mail : adapter@sunhayato.co.jp

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used.

2. Current Consumption

In the case of the MB89PV930A, add the current consumed by the EPROM which is connected to the top socket.

3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "■ MASK OPTIONS" Take particular care on the following points :


Options are fixed on the MB89PV930A and MB89P935B.

4. Difference between MB89935A and MB89935B

MB89935B is different from MB89935A in that the internal circuit and oscillator have been changed and the radiated noise and current consumption while oscillation is active is reduced. For details of the characteristics of current consumption, see "
EXAMPLE CHARACTERISTICS".

■ PIN ASSIGNMENT





| Pin no. | Pin name |
|---------|----------|---------|----------|---------|----------|---------|----------|
| 49 | Vpp | 57 | N.C. | 65 | O4 | 73 | OE |
| 50 | A12 | 58 | A2 | 66 | O5 | 74 | N.C. |
| 51 | A7 | 59 | A1 | 67 | O6 | 75 | A11 |
| 52 | A6 | 60 | A0 | 68 | 07 | 76 | A9 |
| 53 | A5 | 61 | 01 | 69 | O8 | 77 | A8 |
| 54 | A4 | 62 | O2 | 70 | CE | 78 | A13 |
| 55 | A3 | 63 | O3 | 71 | A10 | 79 | A14 |
| 56 | N.C. | 64 | Vss | 72 | N.C. | 80 | Vcc |

N.C. : Internally connected. Do not use.

■ PIN DESCRIPTION

| Pin | Pin No. | | Circuit | Function |
|-------------|-------------|-----------------------------------|---------|---|
| SSOP*1 | MQFP*2 | Pin name | type | Function |
| 8 | 32 | X0 | А | Pins for connecting the crystal resonator for the main clock. To |
| 9 | 33 | X1 | A | use an eternal clock, input the signal to X0 and leave X1 open. |
| 5 | 29 | MOD0 | В | Memory access mode setting input pins. |
| 6 | 30 | MOD1 | D | Connect the pin directly to Vss. |
| 7 | 31 | RST | С | Reset I/O pin. This pin serves as an N-channel open-drain output with pull-up resistor and a hysteresis input as well. The pin outputs the "L" signal (optionally) in response to an internal reset request. Also, it initializes the internal circuit upon input of the "L" signal. |
| 26 to 29 | 10 to 13 | P00/INT20/AN4 to P03/INT23/AN7 | G | General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external in- terrupt 2 or as an A/D converter analog input. The input of ex- ternal interrupt 2 is a hysteresis input. |
| 1 to 4 | 25 to 28 | P04/INT24 to P07/INT27 | D | General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external in- terrupt 2. The input of external interrupt 2 is a hysteresis input. |
| 19 | 5 | P30/UCK/SCK | D | General-purpose CMOS I/O ports. This pin also serves as the clock I/O pin for the UART or 8-bit se- rial I/O. The resource is a hysteresis input. |
| 18 | 4 | P31/UO/SO | Е | General-purpose CMOS I/O ports. This pin also serves as the data output pin for the UART or 8-bit serial I/O. |
| 17 | 3 | P32/UI/SI | E | General-purpose CMOS I/O ports. This pin also serves as the data input pin for the UART or 8-bit serial I/O. |
| 15 | 2 | P33/EC | D | General-purpose CMOS I/O ports. This pin also serves as the external clock input pin for the 8/16- bit capture timer/counter. The resource is a hysteresis input. |
| 14 | 1 | P34/TO/INT10 | D | General-purpose CMOS I/O ports. This pin also serves as the output pin for the 8/16-bit capture tim- er/counter or as the input pin for external interrupt 1. The re- source is a hysteresis input. |
| 13, 12 | 48, 35 | P35/INT11, P36/INT12 | D | General-purpose CMOS I/O ports. These pins also serve as the input pin for external interrupt 1. The resource is a hysteresis input. |

*1 : FPT-30P-M02

(Continued)

*2 : MQP-48C-P01

(Continued)

| Pin | No. | | Circuit | Function |
|----------|--|-----------------------|---------|--|
| SSOP*1 | MQFP*2 | Pin name | type | Function |
| 11 | 34 | P37/BZ/PPG | E | General-purpose CMOS I/O ports. This pin also serves as the buzzer output pin or the 12-bit programmable pulse generator output. |
| 20 | 24 | P50/PWM | E | General-purpose CMOS I/O ports. This pin also serves as the 8-bit PWM output pin. The pin is a hysteresis input. |
| 22 to 25 | 6 to 9 | P40/AN0 to P43/AN3 | F | General-purpose CMOS I/O ports. These pins can also be used as N-channel open-drain ports. The pins also serve as A/D converter analog input pins. |
| 30 | 18 | Vcc | _ | Power supply pin |
| 10 | 42 | Vss | | Power (GND) pin |
| 21 | 14 | AVss | | Power supply pin for the A-D converter. Apply equal potential to this pin and the Vss pin. |
| 16 | _ | С | _ | MB89P935B: Capacitance pin for regulating the power supply. Connect an external ceramic capacitor of about 0.1 μF. MB89935A/B: This pin is not internally connedted. It is unnecessary to connect a capacitor. |
| | 15,16,17, 19,20,21, 22,23,36, 37,38,39, 40,41,43, 44,45,46, 47 | N.C. | | Internally connected pins Be sure to leave them open. |


*1 : FPT-30P-M02

*2 : MQP-48C-P01


| ■ EXTERNAL EPROM PIN DESCRIPTION | (MB89PV930A only) |
|----------------------------------|-------------------|
|----------------------------------|-------------------|

| Pin No. | Pin name | I/O | Function |
|--|---|-----|--|
| 49 | Vpp | 0 | "H" level output pin |
| 50 51 52 53 54 55 58 59 60 | A12 A7 A6 A5 A4 A3 A2 A1 A0 | 0 | Address output pins |
| 61 62 63 | 01 02 03 | I | Data input pins |
| 64 | Vss | 0 | Power supply (GND) pin |
| 65 66 67 68 69 | O4 O5 O6 O7 O8 | I | Data input pins |
| 70 | CE | 0 | ROM chip enable pin Outputs "H" during standby. |
| 71 | A10 | 0 | Address output pin |
| 73 | OE | 0 | ROM output enable pin Outputs "L" at all times. |
| 75 76 77 78 79 | A11 A9 A8 A13 A14 | 0 | Address output pins |
| 80 | Vcc | 0 | EPROM power supply pin |
| 56 57 72 74 | N.C. | | Internally connected pins Be sure to leave them open. |

■ I/O CIRCUIT TYPE



(Continued)



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ ELECTRICAL CHARACTERISTICS" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input terminals open may lead to permanent damage due to malfunction and latchup; pull up or pull down the terminals through the resistors of 2 k Ω or more.

Make the unused I/O terminal in a state of output and leave it open and if it is in an input state, handle it with the same procedure as the input terminals.

3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

5. Treatment of Power Supply Pins on Microcontrollers with A/D Converters

Connect to be $AV_{SS} = V_{SS}$ even if the A/D converters are not in use.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

7. About the Wild Register Function

No wild register can be debugged on the MB89PV930A. For the operation check, test the MB89P935B installed on a target system.

8. Program Execution in RAM

When the MB89PV930A is used, no program can be executed in RAM.

9. Note to Noise in the External Reset Pin (RST)

If the reset pulse applied to the external reset pin (\overline{RST}) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (\overline{RST}).


10. Voltage Step-down Circuit Stabilization Time

MB89930A series contains the following products and the operating characteristics vary with whether they contain the internal step-down circuit.

| Part number | Operating voltage | Voltage step-down circuit |
|-------------|-------------------|---------------------------|
| MB89935A | 2.2 V to 5.5 V | Not included |
| MB89935B | 2.2 V to 5.5 V | Not included |
| MB89P935B | 3.0 V to 5.5 V | Included |
| MB89PV930A | 2.7 V to 5.5 V | Not included |

The same built-in resources are used for the above product types; operating sequences after the power-on reset are different depending on whether they have the internal voltage step-down circuit.

The operating sequences after the power-on reset with the different models will be described below.




As described above, CPU starts at delayed time with the product having the internal voltage step-down circuit compared with the product not having the internal voltage step-down circuit. This is because the time should be allowed for the stabilization time for voltage step-down circuit for normal operation.

11. If used exceeding Ta = +85 °C, be sure to contact us for reliability limitations.

■ PROGRAMMING TO THE OTPROM WITH MB89P935B

1. Memory Space



2. Programming to the OTPROM

To program to the OTPROM using an EPROM programmer AF220/AF210/AF120/AF110 (manufacturer : Yokogawa Digital Computer Corp.).

Inquiry : Yokogawa Digital Computer Corp. : TEL (81) -42-333-6222

Note : Programming to the OTPROM with MB89P935B is serial programming mode only.

3. Programming Adaptor for OTPROM

To program to the OTPROM using an EPROM programmer AF220/AF210/AF120/AF110, use the programming adapter (manufacturer : Sunhayato Corp.) listed below.

Adaptor socket : ROM3-FPT30M02-8L

Inquiry : Sunhayato Corp. : TEL : (81) -3-3984-7791 FAX : (81) -3-3971-0535 E-mail : adapter@sunhayato.co.jp

4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer : Sunhayato Corp.) listed below.

| Package | Compatible socket part number | | | |
|--|-------------------------------|--|--|--|
| LCC-32 | ROM-32LC-28DP-S | | | |
| Inquiry: Suppoyete Corp.: TEL.: (91) 2 2094 7701 | | | | |

Inquiry : Sunhayato Corp. : TEL : (81) -3-3984-7791 FAX : (81) -3-3971-0535

E-mail : adapter@sunhayato.co.jp


3. Memory Space



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


BLOCK DIAGRAM



CPU CORE

1. Memory Space


The microcontrollers of the MB89930A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89930A series is structured as illustrated below.




2. Registers

The MB89930A series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided :

| Program counter (PC) : | A 16-bit register for indicating instruction storage positions |
|----------------------------|---|
| Accumulator (A) : | A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Temporary accumulator (T): | A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Index register (IX) : | A 16-bit register for index modification |
| Extra pointer (EP) : | A 16-bit pointer for indicating a memory address |
| Stack pointer (SP) : | A 16-bit register for indicating a stack area |
| Program status (PS) : | A 16-bit register for storing a register pointer, a condition code |



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

• Rule for Conversion of Actual Addresses of the General-purpose Register Area RP Low OP codes "0" "1" R4 "0' "0" "0' "0" "0" "0" R3 R2 R1 R0 b2 b1 b0 ¥ ¥ ¥ ŧ ¥ ŧ ¥ Generated addresses A15 A14 A13 A12 A11 A10 A9 A8 Α7 A6 A5 A4 A3 A2 A1 A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.
- I-flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when the flag is cleared to "0". Cleared to "0" at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|--------------------|
| 0 | 0 | 1 | High |
| 0 | 1 | I | Ť |
| 1 | 0 | 2 | |
| 1 | 1 | 3 | Low = no interrupt |

N-flag: Set to "1" if the MSB becomes to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is cleared to "0".


- Z-flag: Set to "1" when an arithmetic operation results in 0. Cleared otherwise.
- V-flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" if the overflow does not occur.

C-flag: Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided :

General-purpose registers : An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89930A series. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

| Address | Register name | Register description | Read/write | Initial value |
|-----------------|---------------|---|------------|--|
| 0000н | PDR0 | Port 0 data register | R/W | $\times \times \times \times \times \times \times \times \times$ |
| 0001н | DDR0 | Port 0 data direction register | W | 00000000 |
| 0002н to 00006н | | Vacancy | | |
| 0007н | SYCC | System clock control register | R/W | 1 MM1 0 0 |
| 0008н | STBC | Standby control register | R/W | 00010 |
| 0009н | WDTC | Watchdog timer control register | W | 0 X X X X |
| 000Ан | TBTC | Timebase timer control register | R/W | 00000 |
| 000Вн | | Vacancy | | |
| 000Сн | PDR3 | Port 3 data register | R/W | $\times \times \times \times \times \times \times \times \times$ |
| 000Dн | DDR3 | Port 3 data direction register | W | 00000000 |
| 000Eн | RSFR | Reset flag register | R | X X X X |
| 000Fн | PDR4 | Port 4 data register | R/W | X X X X |
| 0010н | DDR4 | Port 4 data direction register | R/W | 0 0 0 0 |
| 0011н | OUT4 | Port 4 output format register | R/W | 0 0 0 0 |
| 0012н | PDR5 | Port 5 data register | R/W | X |
| 0013н | DDR5 | Port 5 data direction register | R/W | 0 |
| 0014н | RCR21 | 12-bit PPG control register 1 | R/W | 00000000 |
| 0015н | RCR22 | 12-bit PPG control register 2 | R/W | 0 0 0 0 0 0 |
| 0016н | RCR23 | 12-bit PPG control register 3 | R/W | 0 - 0 0 0 0 0 0 |
| 0017н | RCR24 | 12-bit PPG control register 4 | R/W | 0 0 0 0 0 0 |
| 0018 н | BZCR | Buzzer register | R/W | 0 0 0 |
| 0019н | TCCR | Capture control register | R/W | 00000000 |
| 001Ан | TCR1 | Timer 1 control register | R/W | 00000000 |
| 001Bн | TCR0 | Timer 0 control register | R/W | 000-0000 |
| 001Сн | TDR1 | Timer 1 data register | R/W | $X \times X \times X \times X \times X$ |
| 001Dн | TDR0 | Timer 0 data register | R/W | $\times \times \times \times \times \times \times \times \times$ |
| 001Eн | ТСРН | Capture data register H | R | $\times \times \times \times \times \times \times \times \times$ |
| 001Fн | TCPL | Capture data register L | R | $\times \times \times \times \times \times \times \times \times$ |
| 0020н | TCR2 | Timer output control register | R/W | 0 0 |
| 0021н | | Vacancy | | |
| 0022н | CNTR | PWM control register | R/W | 0 - 0 0 0 0 0 0 |
| 0023н | COMR | PWM compare register | W | $\times \times \times \times \times \times \times \times$ |
| 00024н | EIC1 | External interrupt 1 Control register 1 | R/W | 00000000 |

(Continued)

| Register name | Register description | Read/write | Initial value |
|---------------|--|--|---|
| EIC2 | External interrupt 1 Control register 2 | R/W | 0 0 0 0 |
| | Vacanay | | |
| | vacancy | | |
| SMC | Serial mode control register | R/W | 0 0 0 0 0 - 0 0 |
| SRC | Serial rate control register | R/W | 0 1 1 0 0 0 |
| SSD | Serial status and data register | R/W | 00100-1X |
| SIDR | Serial input data register | R | $\times \times \times \times \times \times \times \times \times$ |
| SODR | Serial output data register | W | $\times \times \times \times \times \times \times \times$ |
| UPC | Clock division selection register | R/W | 0 0 1 0 |
| | Vacancy | | 1 |
| ADC1 | A/D converter control register 1 | R/W | - 0 0 0 0 0 0 0 |
| ADC2 | A/D converter control register 2 | R/W | - 0 0 0 0 0 0 1 |
| ADDH | A/D converter data register H | R/W | X X |
| ADDL | A/D converter data register L | R/W | x x x x x x x x x |
| ADEN | A/D enable register | R/W | 00000000 |
| | Vacancy | | 1 |
| EIE2 | External interrupt 2 control register1 | R/W | 00000000 |
| EIF2 | External interrupt 2 control register2 | R/W | 0 |
| | Vacancy | | |
| SMR | Serial mode register | R/W | 00000000 |
| SDR | Serial data register | R/W | x x x x x x x x x |
| SSEL | Serial function switching register | R/W | 0 |
| | Vacancy | | 1 |
| WRARH0 | Upper-address setting register | R/W | $\times \times \times \times \times \times \times \times \times$ |
| WRARL0 | Lower-address setting register | R/W | x x x x x x x x x |
| WRDR0 | Data setting register 0 | W | x x x x x x x x x |
| WRARH1 | Upper-address setting register | R/W | x x x x x x x x x |
| WRARL1 | Lower-address setting register | R/W | x x x x x x x x x |
| WRDR1 | Data setting register 1 | W | x x x x x x x x x |
| WREN | Address comparison EN register | R/W | X X X X X X 0 0 |
| WROR | Wild-register data test register | R/W | 0 0 |
| | Vacancy | | 1 |
| PUL0 | Port-0 pull-up setting register | R/W | 0000000 |
| | EIC2 EIC2 SMC SRC SSD SIDR SODR UPC ADC1 ADC1 ADC2 ADC1 ADC2 ADDH ADDL ADDL ADDL ADDL ADC2 ADDH SSEL WRARH0 WRARH0 WRARL0 WRARL0 WRARL1 WRAR1 WRAR1 WRAR1 WRAR1 | EIC2External interrupt 1 Control register 2VacancySMCSerial mode control registerSRCSerial rate control registerSSDSerial status and data registerSIDRSerial input data registerSODRSerial output data registerUPCClock division selection registerUPCClock division selection register 1ADC1A/D converter control register 1ADC2A/D converter control register 2ADDHA/D converter data register HADDLA/D converter data register LADENA/D enable registerVacancyEIE2External interrupt 2 control register1EIF2External interrupt 2 control register2VacancySMRSerial data registerSDRSerial function switching registerVacancyVacancyWRARH0Upper-address setting registerWRARL0Lower-address setting registerWRARL1Lower-address setting registerWRDR1Data setting register 1WRCRWild-register data test registerWRORWild-register data test register | EIC2 External interrupt 1 Control register 2 R/W Vacancy SMC Serial mode control register R/W SRC Serial rate control register R/W SSD Serial status and data register R/W SIDR Serial input data register R SODR Serial output data register W UPC Clock division selection register R/W ADC1 A/D converter control register 1 R/W ADC2 A/D converter control register 2 R/W ADDH A/D converter data register H R/W ADDL A/D converter data register L R/W ADEN A/D converter data register L R/W ADEN A/D converter data register L R/W ADEN A/D converter data register L R/W Vacancy Vacancy Vacancy EIE2 External interrupt 2 control register1 R/W SDR Serial mode register R/W SDR Serial function switching register R/W SDR Serial function switching register R/W WRARH |

(Continued)

| Address | Register name | Register description | Read/write | Initial value |
|----------------|---------------|-----------------------------------|---------------|-----------------|
| 0071н | PUL3 | Port-3 pull-up setting register | R/W | 00000000 |
| 0072н | PUL5 | Port-5 pull-up setting register | R/W | 0 |
| 0073н to 007Ан | | Vacancy | | |
| 007Вн | ILR1 | Interrupt level setting register1 | W | 1 1 1 1 1 1 1 1 |
| 007С н | ILR2 | Interrupt level setting register2 | W | 1 1 1 1 1 1 1 1 |
| 007Dн | ILR3 | Interrupt level setting register3 | W | 1 1 1 1 1 1 1 1 |
| 007Eн | ILR4 | Interrupt level setting register4 | W | 1 1 1 1 1 1 1 1 |
| 007Fн | ITR | Interrupt test register | Not available | 0 0 |

- : Unused, X : Undefined, M : Set using the mask option

Note : Do not use vacancies.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| Deremeter | Symbol | Va | lue | Unit | Remarks |
|--|--------------------|-----------|-----------|------|--|
| Parameter | Symbol | Min | Max | Unit | Remarks |
| Power supply voltage | Vcc | Vss - 0.3 | Vss + 6.0 | V | |
| Input voltage | Vı | Vss - 0.3 | Vcc + 0.3 | V | *1 |
| Output voltage | Vo | Vss - 0.3 | Vcc + 6.0 | V | |
| Maximum clamp current | | - 2.0 | + 2.0 | mA | *2 |
| Maximum total clamp current | $\sum I_{CLAMP} $ | | 20 | mA | *2 |
| | OL1 | | 20 | mA | Pins P40 to P43 |
| "L" level maximum output current | OL2 | | 10 | mA | Pins excluding P40 to P43 |
| "L" level average output current | OLAV | | 4 | mA | Average value (operating current × operating rate) |
| "L" level total maximum output current | ΣΙοι | | 100 | mA | |
| "H" level maximum output current | Іон | | -10 | mA | |
| "H" level average output current | Іонач | | -2 | mA | Average value (operating current × operating rate) |
| "H" level total maximum output current | ΣІон | | -50 | mA | |
| Power consumption | Pd | | 200 | mW | |
| | Та | -40 | +85 | °C | |
| Operating temperature | Та | -40 | +125 | °C | *3 |
| Storage temperature | Tstg | -55 | +150 | °C | |


*1: If the maximum current to /from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating.

*2 : • Applicable to pins : P00 to P07, P30 to P37, P40 to P43, P50

• Use within recommended operating conditions.

- Use at DC voltage (current)
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potentional may pass through the protective diode and increase the potentional at the VCC pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signl input.

• Sample recommended circuits :




*3 : If used exceeding Ta = +85 $^{\circ}$ C, be sure to contact us for reliability limitations.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

| Parameter | Symbol | Va | alue | Unit | Remarks |
|---|--------|-----------|-----------|------|---|
| Farameter | Symbol | Min | Max | Onit | Remarks |
| Power supply voltage | Vcc | 2.2 | 5.5 | V | Normal operation assurance range MB89935A/B |
| | | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| "H" lovel issue veltage | Vін | 0.7 Vcc | Vcc + 0.3 | V | P00 to P07, P30 to P37, P40 to P43, P50, UI/SI |
| "H" level input voltage | Vihs | 0.8 Vcc | Vcc + 0.3 | V | MOD0/1, RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12 |
| "L" level input voltage | VIL | Vss - 0.3 | 0.3 Vcc | V | P00 to P07, P30 to P37, P40 to P43, P50, UI/SI |
| | Vils | Vss - 0.3 | 0.2 Vcc | V | MOD0/1, RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12 |
| Open-drain output pin application voltage | VD | Vss - 0.3 | Vcc + 0.3 | V | P40 to P43 |
| Operating temperature | Та | -40 | +85 | °C | |
| | Id | -40 | +125 | °C | * |

2. Recommended Operating Conditions

* : If used exceeding Ta = +85 °C, be sure to contact us for reliability limitations.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, FcH = 10 MHz (External clock) , Ta = -40 °C to +85 °C)

| Deremeter | Sym- | | Din nome | Condition | , | Value | | Unit | Domorko |
|--|---|---|--|-------------------|-----------|-------|-----------|-----------|--------------------------------|
| Parameter | bol | | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| "H" level input | Vін | P30 | to P07, to P37, P40 to P43, , UI/SI | _ | 0.7 Vcc | | Vcc + 0.3 | V | |
| voltage | Vihs | RST, MOD0/1, UCK/SCK, EC, INT20 to INT27, INT10 to INT12 | | _ | 0.8 Vcc | | Vcc + 0.3 | V | |
| "L" level input | Vı∟ | P30 | to P07, to P37, P40 to P43, , UI/SI | _ | Vss – 0.3 | _ | 0.3 Vcc | V | |
| voltage | Vils | UCK INT2 | , MOD0/1, {/SCK, EC, 20 to INT27, 10 to INT12 | _ | Vss – 0.3 | | 0.2 Vcc | V | |
| Open-drain output pin application voltage | VD | P40 | to P43 | _ | Vss – 0.3 | _ | Vcc + 0.3 | V | |
| "H" level output voltage | Vон | | to P07, P30 to P37, to P43, P50 | Іон = -4.0 mA | Vcc - 0.5 | | _ | V | |
| "L" level | Vol1 | | to P07, P30 to P37, , RST | IoL = 4.0 mA | | | 0.4 | V | |
| output voltage | Vol2 | P40 | to P43 | lo∟ = 12.0 mA | | | 0.4 | V | |
| Input leakage current | lu | | to P07, P30 to P37, to P43, P50 , D0/1 | 0.45 V < Vı < Vcc | | | ±5 | μΑ | Without pull-up resistor |
| Pull-up resistance | Rpull | | to P07, P30 to P37, to P43, P50 | $V_{I} = 0.0 V$ | 25 | 50 | 100 | kΩ | |
| | | | Normal operation | When A/D | | 8 | 12 | mA | MB89935A/B |
| | lcc | | mode (External clock, | converter stops | | 6 | 9 | mA | MB89P935B |
| | ice | | highest gear | When A/D | | 10 | 15 | mA | MB89935A/B |
| | | Vcc | speed) | converter starts | | 8 | 12 | mA | MB89P935B |
| Power supply | | | Sleep mode | | | 4 | 6 | mA | MB89935A/B |
| current | Iccs (External clock, highest gear speed) | | When A/D converter stops | | 3 | 5 | mA | MB89P935B | |
| | | | Stop mode | When A/D | | | 1 | μA | MB89935A/B |
| | Іссн | Vcc | Ta = +25 °C (External clock) | converter stops | | | 10 | μΑ | MB89P935B |
| Input capacitance | CIN | Othe Vss | er than AVss, Vcc, | | | 5 | 15 | pF | MB89P935B |


4. AC Characteristics

(1) Reset Timing

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, \text{ Ta} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

| Paramotor | Symbol | Condition | Valu | le | Unit | Remarks |
|---------------------|--------|-----------|----------|-----|------|---------|
| Parameter | Symbol | Condition | Min | Max | Unit | Remarks |
| RST "L" pulse width | tzlzн | | 48 theyl | | ns | |

they : 1 oscillating clock cycle time




Notes: •When the power-on reset option is not on, leave the external reset on until oscillation becomes stable.
 •If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).

(2) Power-on Reset

(AVss = Vss = 0.0 V, Ta = -40 °C to +85 °C)

| Parameter | Symbol | Condition | Va | ue | Unit | Remarks | |
|--------------------------|--------|-----------|-----|-----|------|----------------------------|--|
| Farameter | Symbol | Condition | Min | Max | Unit | iveniai kā | |
| Power supply rising time | tR | | | 50 | ms | | |
| Power supply cutoff time | e toff | | 1 | _ | ms | Due to repeated operations | |




Note : The supply voltage must be set to the minimum value required for operation within the prescribed default oscillation settling time.

(3) Clock Timing

$(AV_{ss} = V_{ss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Deveryotar | Symbol | Condition | Va | lue | Unit | Remarks |
|---------------------------------|------------|-----------|-----|------|------|---------|
| Parameter | Symbol | Condition | Min | Max | Unit | |
| Clock frequency | Fсн | | 1 | 10 | MHz | |
| Clock cycle time | txcyl | | 100 | 1000 | ns | |
| Input clock pulse width | twн tw∟ | | 20 | _ | ns | |
| Input clock rising/falling time | tcr tcr | | _ | 10 | ns | |




(4) Instruction Cycle

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$.

| Parameter | Symbol | Value (typical) | Unit | Remarks |
|---|---------------|------------------------------|------|--|
| Instruction cycle (minimum execution time) | t INST | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | 119 | tімsт = 0.4 µs when operating at Fcн = 10 MHz (4/Fсн) |

(5) Recommended Resonator Manufactures

• Sample application of ceramic resonator



| Resonator manufacturer | Resonator | Frequency (MHz) | C 1 | C ₂ | R |
|---------------------------|----------------|--------------------|------------|-----------------------|--------------|
| | CSTS0400MG06 | 4.00 | Built-in | Built-in | 330 Ω |
| CST | CSTCC4.00MG0H6 | 4.00 | Built-in | Built-in | 330 Ω |
| Murata | CSTS0800MG06 | 8.00 | Built-in | Built-in | Not required |
| Mfg. Co., Ltd. | CSTCC8.00MG0H6 | 8.00 | Built-in | Built-in | Not required |
| | CST10.0MTW | 10.00 | Built-in | Built-in | Not required |
| | CSTCC10.0MG0H6 | 10.00 | Built-in | Built-in | Not required |


Inquiry : Murata Mfg. Co., Ltd.

- Murata Electronics North America, Inc. : TEL1-404-436-1300
- Murata Europe Management GmbH : TEL 49-911-66870
- Murata Electronics Singapore (Pte.) : TEL 65-758-4233

(6) Peripheral Input Timing


| $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{V}$ | | | | | | | | | | |
|---|--------|--------------------|------------------|-----|------|---------|--|--|--|--|
| Parameter | Symbol | Pin name | Va | lue | Unit | Remarks | | | | |
| | Symbol | Finnanie | Min | Max | | | | | | |
| Peripheral input "H" pulse width | tı∟ıн | INT10 to INT12, | 2 tinst* | _ | μs | | | | | |
| Peripheral input "L" pulse width | tını∟ | INT20 to INT27, EC | 2 t INST* | | μs | | | | | |

* : For information on tINST see " (4) Instruction Cycle".



(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, Ta = –40 °C to +85 °C)


| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|----------------------------------|---------------|--------------------|-------|-----|-----|------|----------|
| Farameter | Symbol | Finitianie | Min | Тур | Max | Onit | itema ka |
| Peripheral input "H" noise limit | t ihnc | INT10 to INT12, EC | 7 | 15 | 23 | ns | |
| Peripheral input "L" noise limit | t ilnc | | 7 | 15 | 23 | ns | |



(7) UART, Serial I/O Timing

| $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ Ta} = -40 \text{ °C to } +88 \text{ C}$ | | | | | C to +85 °C) | | |
|--|---------------|-------------|---------------------------------|------------|--------------|------|---------|
| Parameter | Symbol | Pin name | Condition | Value | | Unit | Remarks |
| Farameter | Symbol | | | Min | Max | Unit | Remarks |
| Serial clock cycle time | t scyc | UCK/SCK | Internal shift clock mode | 2 tinst* | _ | μs | |
| UCK/SCK $\downarrow \rightarrow$ SO time | t slov | UCK/SCK, SO | | -200 | 200 | ns | |
| Valid SI $ ightarrow$ UCK/SCK \uparrow | tıvsн | UCK/SCK, SI | | 1/2 tinst* | _ | μs | |
| UCK/SCK $\uparrow \rightarrow$ Valid SI hold time | t shix | UCK/SCK, SI | | 1/2 tinst* | | μs | |
| Serial clock "H" pulse width | tsнs∟ | UCK/SCK | External shift clock mode | tinst* | | μs | |
| Serial clock "L" pulse width | t s∟sн | UCK/SCK | | tinst* | _ | μs | |
| UCK/SCK $\downarrow \rightarrow$ SO time | t slov | UCK/SCK, SO | | 0 | 200 | ns | |
| Valid SI \rightarrow UCK/SCK | tıvsн | UCK/SCK, SI | | 1/2 tinst* | | μs | |
| UCK/SCK $\uparrow \rightarrow$ Valid SI hold time | t shix | UCK/SCK, SI | | 1/2 tinst* | | μs | |

* : For information on t_{inst}, see " (4) Instruction Cycle".



5. A/D Converter

(1) A/D Converter Electrical Characteristics

| $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^\circ\text{C} \text{ to } +80 ^\circ\text{C} \text{ to }$ | | | | | C to +85 °C | |
|---|--------|----------------|----------------|----------------|-------------|---------|
| Parameter | Symbol | Value | | | Unit | Remarks |
| Faialletei | Symbol | Min | Тур | Max | Unit | Remains |
| Resolution | | | | 10 | bit | |
| Total error | | -5.0 | | +5.0 | LSB | |
| Linearity error | | -3.0 | | +3.0 | LSB | |
| Differential linearity error | | -2.5 | | +2.5 | LSB | |
| Zero transition voltage | Vот | AVss – 3.5 LSB | AVss + 0.5 LSB | AVss + 4.5 LSB | V | |
| Full-scale transition voltage | Vfst | Vcc - 6.5 LSB | Vcc – 1.5 LSB | Vcc + 2.0 LSB | V | |
| A/D mode conversion time | | | | 38 tinst* | μs | |
| Analog port input current | Iain | | | 10 | μΑ | |
| Analog input voltage range | | 0 | | Vcc | V | |

* : For information on tinst, see " (4) Instruction Cycle" in "4. AC Characteristics."


(2) A/D Converter Glossary


Resolution

Analog changes that are identifiable with the A/D converter

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

- Linearity error (unit : LSB) The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1111" ↔ "11 1111 1110") from actual conversion characteristics
- Differential linearity error (unit : LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit : LSB)
 The difference between theoretical and actual conversion values






(3) Notes on Using A/D Converter

• Input impedance of the analog input pins

The A/D converter used for the MB89930A series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 16 instruction cycles after activating A/D conversion. For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 4 k Ω).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.




• Error


The smaller the | Vcc - AVss |, the greater the error would become relatively.

EXAMPLE CHARACTERISTICS


· Power supply current













(2) "L" level output voltage



(3) "H" level output voltage



■ MASK OPTIONS

| | Part number | MB89935A/B | MB89P935B | MB89PV930A | | |
|----|---|----------------------------------|--|--|--|--|
| No | Specifying procedure | Specify when ordering masking | Setting not possible | | | |
| 1 | Selection of initial value of main clock oscillation settling time* (with $F_{CH} = 10 \text{ MHz}$) 01 : 2 ¹⁴ / F_{CH} (Approx.1.63 ms) 10 : 2 ¹⁷ / F_{CH} (Approx.13.1 ms) 11 : 2 ¹⁸ / F_{CH} (Approx.26.2 ms) | Selectable | Fixed to 2 ^{18/} Fсн (Approx. 26.2 ms) | Fixed to 2 ¹⁸ /Fсн (Approx. 26.2 ms) | | |
| 2 | Power-on reset selection With power-on reset Without power-on reset | Selectable | Available | Available | | |
| 3 | Reset pin output With reset output Without reset output | Selectable | With reset output | With reset output | | |


FCH : Main clock oscillation frequency

*: Initial value to which the oscillation settling time bit (SYCC: WT1, WT0) in the system clock control register is set


■ ORDERING INFORMATION

| Part number | Package | Remarks |
|--|--------------------------------------|---------|
| MB89935APFV MB89935BPFV MB89P935BPFV | 30-pin Plastic SSOP (FPT-30P-M02) | |
| MB89PV930ACFV | 48-pin Ceramic MQFP (MQP-48C-P01) | |

PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0309 © FUJITSU LIMITED Printed in Japan