

# HT82K74E/HT82K74EE 27MHz Keyboard/ Mouse TX 8-Bit MCU

# **Technical Document**

<u>Application Note</u>
 - <u>HA0075E MCU Reset and Oscillator Circuits Application Note</u>

# Features

- Operating voltage: f<sub>SYS</sub>= 27MHz: 3.0V~3.3V for crystal mode
- Program Memory: 2K×15 bits
- Data Memory: 96×8 bits
- 36 bidirectional I/O lines, with pull-high options
- Watchdog Timer function
- Single 16-bit internal timer with overflow interrupt and timer input
- Power down and wake-up functions to reduce power consumption
- 4-level subroutine nesting
- Bit manipulation instruction
- Table read instructions
- Built-in DC/DC to provide stable (2.8V, 3.0V, 3.3V use configuration option) DC\_DC 3.0V with error  $\pm 0.1V$
- 2.2V/2.0V with  $\pm$  0.1V tolerance or 1.8V Low battery detector with internal bit set, it detects the BAT-in input voltage

# 128×8 bits data EEPROM for HT82K74EE

- One external crystal (27MHz) to supply microcontroller system clock
- 63 powerful instructions
- All instructions executed in one or two machine cycles
- Low voltage reset function
- Crystal oscillator which built-in capacitor value can configure by firmwave OSCC register

There are two dice in the HT82K74EE package: one is

the HT82K74E MCU, the other is a 128×8 bits EEPROM

used for data memory purpose. The two dice are

- Two bit to define microcontroller system clock (f<sub>SYS</sub>/1, f<sub>SYS</sub>/4, f<sub>SYS</sub>/8, f<sub>SYS</sub>/16)
- HT82K74E: 28-pin SSOP, 32-pin QFN and 48-pin SSOP/LQFP packages

wire-bonded to form HT82K74EE


- HT82K74EE: 28-pin SSOP and 48-pin SSOP/LQFP packages
- V '/2.0V with  $\pm 0.1V$  tolerance or 1.8V Low battery

# **General Description**

The device is an 8-bit high performance, RISC architecture microcontroller devices specifically designed for multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, Power Down and wake-up functions, Watchdog timer, motor driving, industrial control, consumer products, subsystem controllers, etc.

**Block Diagram** 




Rev. 1.00




# **Pin Assignment**

PD2/ZA [] 12 PD1/VB [] 13 PD0/VA [] 14	17 □ OSC2 16 □ VDD 15 □ RESB	PD4   22 PD3/ZB   23 PD2/ZA   24	27	PD4   22 PD3/ZB   23 PD2/ZA   24	27
PD3/ZB [] 11	18 🗆 0SC1	PD5 [21]	29 🗆 RES 28 🗆 PE2	PD5 [21	29 🗆 RES 28 🗆 PE2
PC1 □ 9 PC0 □ 10	20 □ RF_OUT 19 □ VSS	PD7 🗖 19 PD6 🗖 20	30 🗆 VSS 29 🗆 RES	PD7 [] 19 PD6 [] 20	30 □ VSS 29 □ RES
			31 PE1		31 PE1/SCL
PA1 7	22 BAT_IN	PC1 🗌 17	32 PE0	PC1 17	32 PE0/SDA
PA2/TMR 6	23 🗆 VSSLX	PC2 🗖 16	33 🗆 VDD	PC2 🗖 16	33 🗖 VDD
PA3 🗖 5	24 🗖 LX	PC3 🗖 15	34 🗆 OSC2	PC3 🗖 15	34 🗆 OSC2
PA4 🗖 4	25 🗖 РВЗ	PC4 🗖 14	35 🗆 OSC1	PC4 🗖 14	35 🗖 OSC1
PA5 🗖 3	26 🗖 PB2	PC5 🗖 13	36 🗆 VSS	PC5 🗖 13	36 🗆 VSS
PA6 🗖 2	27 🗖 РВ1	PC6 🗖 12	37 RF_OUT	PC6 🗖 12	37 RF_OUT
PA7 🗖 1	28 D PB0	PC7 11		PC7 11	
			39 BAT IN	VSS 🗆 10	39 BAT IN
			42 L FB7 41 L L X		42 LI FB7 41 LX
		PA3 □ 6 PA2/TMR □ 7	43	PA3 □ 6 PA2/TMR □ 7	43 🗆 PB6 42 🗆 PB7
					44 PB5
			45 PB4		45 PB4
			46 PB3		46 PB3
			47 🗖 PB2	PA7 🗖 2	47 🗖 PB2
		PB0 [1]	48 PB1	PB0 1	48 PB1





	48 47 46 45 44 43 42 41 40 39 38	37	
PA2/TMR	48 47 46 45 44 43 42 41 40 39 38 3 1	36	] PB7
PA1 [	2	35	] LX
PA0 [	3	34	] VSSLX
VSS [	4	33	] BAT_IN
PC7 [	5	32	
PC6 [	6 HT82K74EE	31	] RF_OUT
PC5 [	7 48 LQFP-A	30	] VSS
PC4 [	8	29	OSC1
PC3 [	9	28	] OSC2
PC2 [	10	27	
PC1 [	11	26	] PE0/SDA
PC0 [	12	25	] PE1/SCL
	13 14 15 16 17 18 19 20 21 22 23	24	
		~	
	RES PE2 PE3 PD0/ PD1/ PD2/2 PD2/2 PD2/2 PD5 PD6 PD7	SSA	
	006 007 006 007	0)	
	B A B A		





# **Pin Description**

Pin Name	I/O	Options	Description
PA0~PA1 PA2/TMR PA3~PA7	I/O	Pull-high Wake-up	Bidirectional 8-bit input/output port. Each pin can be configured as a wake-up input (both falling and rising edge) by a configuration option. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors. PA2 is shared with the external timer input pin TMR.
PB0~PB7	I/O	Pull-high Wake-up	Bidirectional 8-bit input/output port. Each nibble, PB0~PB3 and PB4~PB7, pins can be configured as wake-up inputs (both falling and rising edge) by con- figuration options. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors.
PC0~PC7	I/O	Pull-high Wake-up	Bidirectional 8-bit input/output port. Each nibble, PC0~PC3 and PC4~PC7, pins can be configured as wake-up inputs (both falling and rising edge) by con- figuration options. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors.
PD0/VA PD1/VB PD2/ZA PD3/ZB PD4~PD7	I/O	Pull-high Wake-up	Bidirectional 8-bit input/output port. Each nibble, PD0~PD3 and PD4~PD7, pins can be configured as wake-up inputs (both falling and rising edge) by con- figuration options. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors. PD0 and PD1 are shared with the VA and VB pins. PD2 and PD3 are shared with the ZA and ZB pins.
PE0~PE3	I/O	Pull-high Wake-up	Bidirectional 4-bit input/output port. PE0~PE3 pin can be configured as wake-up inputs (both falling and rising edge) by a configuration option. Software instructions determine if the pin is a CMOS output or Schmitt Trigger input. Configuration options determine if the pins have pull-high resistors. For HT82K74EE PE0 and PE1 are shared with the SDA and SCL lines respectively and not bonded to external pins.
OSC1 OSC2	I O	_	OSC1, OSC2 are connected to an external 27MHz crystal/ resonator for the in- ternal system clock.
VSS	_		Negative power supply, ground
RES	Ι		Schmitt trigger reset input. Active low
VDD	_		Positive power supply
BAT_IN	Ι		Battery input
LX	I		DC/DC LX switch
VSSLX	Ι		DC/DC ground
RF_OUT	0	Full Power/ Half Power	RF power amplifier output pin

# Absolute Maximum Ratings

Supply Voltage	V <sub>SS</sub> –0.3V to V <sub>SS</sub> +6.0V
Input Voltage	$\dots V_{SS}$ –0.3V to V <sub>DD</sub> +0.3V
I <sub>OL</sub> Total	150mA
Total Power Dissipation	500mW

Storage Temperature	–50°C to 125°C
Operating Temperature	40°C to 85°C
I <sub>OH</sub> Total	–100mA

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



Ta=25°C

# **D.C. Characteristics**

Cumhal	Demension		Test Conditions		<b>T</b>	Mary	11
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operating Voltage		Others	2.0		3.3	V
V <sub>OUT</sub>	DC-DC Operating Voltage	_	f <sub>SYS</sub> =27MHz	2.8		3.3	V
I <sub>DD</sub>	Operating Current (Crystal OSC)	3V	No load, f <sub>SYS</sub> = 27MHz		3	6	mA
I <sub>STB</sub>	Standby Current		No load, system HALT WDT disable, LVR disable		_	20	μA
V <sub>IL1</sub>	Input Low Voltage for I/O (Schmitt Trigger)	_		0		0.3V <sub>DD</sub>	V
V <sub>IH1</sub>	Input High Voltage for I/O (Schmitt Trigger)	_		0.7V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>IL2</sub>	Input Low Voltage (RES)			0		$0.3V_{DD}$	V
V <sub>IH2</sub>	Input High Voltage (RES)	_		0.9V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>LVR</sub>	Low Voltage Reset			3.5	3.8	4.0	V
I <sub>OL1</sub>	Other I/O Pins Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4		_	mA
I <sub>OH1</sub>	Other I/O Pins Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2.5	-4.5	_	mA
R <sub>PH1</sub>	Other Pins Internal Pull-high Resistance	3V		10	30	50	kΩ
BAT-in	Input Voltage		_	2	2.8	3.3	V

# A.C. Characteristics

# Ta=25°C

Cumula al	Demension		Test Conditions	N.41-1	<b>T</b>	Mari	11
Symbol	Parameter	$V_{\text{DD}}$	Conditions	Min.	Тур.	Max.	Unit
f <sub>SYS</sub>	System Clock	_		_	27	_	MHz
t <sub>RCSYS</sub>	Watchdog OSC Period	3V		_	71		μs
t <sub>WDT</sub>	Watchdog Time-out Period with 6-stage Prescaler	3V	WDTS=1		4.57		ms
t <sub>SST</sub>	System Start-up Timer Period	_		_	1024	_	t <sub>SYS</sub>
t <sub>OSTSETUP</sub>	Crystal Setup	_		_	10	_	ms
t <sub>LVR</sub>	Low Voltage Width to Reset	_		0.25	1.00	2.00	ms
t <sub>RES</sub>	External Reset Low Pulse Width	_		10			ms

Note: t<sub>SYS</sub>=1/f<sub>SYS</sub>



# **RF Characteristics**

0	Description		Test Conditions		-		11
Symbol	Parameter	$V_{DD}$	Conditions	wiin.	тур.	wax.	Unit
D	Maximum Output Power		PWRAMP option selected Half		-3	_	dBm
P <sub>RF</sub>	(Load impedance is $50\Omega$ )	_	PWRAMP option selected Full	selected Half — -3 — dB selected Full — 0 — dB — 6 — kH	dBm		
P <sub>BW</sub>	20dB Bandwidth for Modulated Carrier (3Kbps)	_			6	_	kHz
P <sub>RF1</sub>	1st Adjacent Channel Transmit Power 50kHz	_			_	-30	dBm
P <sub>RF2</sub>	2nd Adjacent Channel Transmit Power 100kHz		_		_	-40	dBm

# DC\_AC Power-on Reset AC/DC Characteristics

Ta=25°C

Ta=25°C

Sympol	Devementer		Test Conditions	Min.	Tree	Max	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	wiin.	Тур.	Max.	Unit
I <sub>POR</sub>	Operating Current	2.0V~ 3.3V				0.7	μA
RSR_POR	VDD Rise Rate to Ensure Power-on Reset		Without 0.1µF between VDD and VSS	0.05			V/ms
V <sub>POR_MAX</sub>	Maximum VDD Start Voltage to Ensure Power-on Reset	_	Without 0.1 $\mu F$ between $V_{DD}$ and $V_{SS}$	0.9	_	1.5	V
+			Without 0.1µF between VDD and VSS	2			μs
t <sub>POR</sub>	Power-on Reset Low Pulse Width		With 0.1 $\mu F$ between $V_{DD}$ and $V_{SS}$	10			μs



# **EEPROM A.C. Characteristics**

```
Ta=25°C
```

			Standar	Standard Mode*		
Symbol	Parameter	Remark	Min.	Max.	Unit	
f <sub>SK</sub>	Clock Frequency	_	_	100	kHz	
t <sub>HIGH</sub>	Clock High Time	_	4000		ns	
t <sub>LOW</sub>	Clock Low Time	_	4700		ns	
t <sub>r</sub> **	SDA and SCL Rise Time	_		1000	ns	
t <sub>f</sub> **	SDA and SCL Fall Time	_	_	300	ns	
t <sub>HD:STA</sub>	START Condition Hold Time	After this period the first clock pulse is generated	4000		ns	
t <sub>SU:STA</sub>	START Condition Setup Time	Only relevant for repeated START condition	4000		ns	
t <sub>HD:DAT</sub>	Data Input Hold Time	_	0		ns	
t <sub>SU:DAT</sub>	Data Input Setup Time	_	200		ns	
t <sub>SU:STO</sub>	STOP Condition Setup Time	_	4000		ns	
t <sub>AA</sub>	Output Valid from Clock	_		3500	ns	
t <sub>BUF</sub>	Bus Free Time	Time in which the bus must be free be- fore a new transmission can start	4700		ns	
t <sub>SP</sub>	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time		100	ns	
t <sub>WR</sub>	Write Cycle Time	_		5	ms	

Note: These parameters are periodically sampled but not 100% tested

"\*" The standard mode means  $V_{\text{DD}}\text{=}2.2\text{V}$  to 3.3V

"\*\*" For related timing, refer to timing diagrams in the EEPROM Data Memory section



# **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to the internal system architecture. The devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all operations of the instruction set. It carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O control system with maximum reliability and flexibility.


### **Clocking and Pipelining**

The main system clock, derived from either a Crystal/Resonator or RC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. It must be noted that only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by user.



Instruction Fetching

5

6 DELAY: NOP

Fetch Inst. 7

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted.

The lower byte of the Program Counter is fully accessible under program control. Manipulating the PCL might cause program branching, so an extra cycle is needed to pre-fetch. Further information on the PCL register can be found in the Special Function Register section.

## Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack has 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, SP, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.



# Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

• Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA

Mode				Program Counter Bits							
wode	b10	b9	b8	b7	b6	b5	b4	b3         b2         b1         b0           0         0         0         0         0           1         0         0         0         0           2         @3         @2         @1         @1	b0		
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	1	0	0	0
Skip		Program Counter + 2									
Loading PCL	PC10	PC9	PC8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

# **Program Counter**

Note: PC10~PC8: Current Program Counter bits @7~@0: PCL bits #10~#0: Instruction code address bits S10~S0: Stack register bits




- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

# **Program Memory**

The Program Memory is the location where the user code or program is stored. The device is supplied with One-Time Programmable, OTP, memory where users can program their application code into the device. By using the appropriate programming tools, OTP devices offer users the flexibility to freely develop their applications which may be useful during debug or for products requiring frequent upgrades or program changes. OTP devices are also applicable for use in applications that require low or medium volume production runs.

#### Structure

The Program Memory has a capacity of  $2K \times 15$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by separate table pointer registers.



# **Special Vectors**

Within the Program Memory, certain locations are reserved for special usage such as reset and interrupts.

• Location 000H

This vector is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution. Location 008H

This vector is used by the timer/event counter. If a counter overflow occurs, the program will jump to this location and begin execution if the timer interrupt is enabled and the stack is not full.

Table location

Any location in the program memory can be used as look-up tables. There are three methods to read the ROM data by two table read instructions: "TABRDC" and "TABRDL", transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H).

- The three methods are shown as follows: The instructions "TABRDC [m]" (the current page, one page=256words), where the table locations is defined by TBLP (07H) in the current page. And the TBHP function selected via a configuration option is disabled (default).
- The instruction "TABRDC [m]", where the table location is defined by registers TBLP (07H) and TBHP (01FH). And the TBHP function selected via a configuration option is enabled.
- The instructions "TABRDL [m]", where the table locations is defined by Registers TBLP (07H) in the last page (700H~7FFH).

Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 1-bit words are read as 0. The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP, TBHP) is a read/write register (07H, 1FH), which indicates the table location. Before accessing the table, the location must be placed in the TBLP and TBHP (If the TBHP function selected via a configuration option is disabled, the value in TBHP has no effect). The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the

main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided.

However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

Once TBHP is enabled, the instruction "TABRDC [m]" reads the ROM data as defined by TBLP and TBHP value. Otherwise, the TBHP function selected via a configuration option is disabled, the instruction "TABRDC [m]" reads the ROM data as defined by TBLP and the current program counter bits.



Instruction					Table	Locatio	n Bits				
	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
TABRDC[m]	PC10	PC9	PC8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL[m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

### **Table Location**


Note: PC10~PC8: Current program counter bits when TBHP is disabled TBHP register bit2~bit0 when TBHP is enabled


@7~@0: Table Pointer TBLP bits

# **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the last page which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K Program Memory of device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data ta-

ble will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRDC [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRDL [m]" instruction is executed.








Table Read – TBLP/TBHP



tempreg1 tempreg2	db? db? :	; temporary register #1 ; temporary register #2
mov	a,06h	; initialise table pointer - note that this address ; is referenced
mov	tblp,a : :	; to the last page or present page
tabrdl	tempregl	<pre>; transfers value in table referenced by table pointer ; to tempreg1 ; data at prog. memory address "706H" transferred to ; tempreg1 and TBLH</pre>
dec	tblp	; reduce value of table pointer by one
tabrdl	tempreg2 :	<pre>; transfers value in table referenced by table pointer ; to tempreg2 ; data at prog.memory address "705H" transferred to ; tempreg2 and TBLH ; in this example the data "1AH" is transferred to ; tempreg1 and data "0FH" to register tempreg2 ; the value "00H" will be transferred to the high byte ; register TBLH</pre>
org	700h	; sets initial address of last page
dc	00Ah, 00Bh, 00 : :	Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use the table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.




# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored. Divided into two sections, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

# Structure

The two sections of Data Memory, the Special Purpose and General Purpose Data Memory are located at consecutive locations. All are implemented in RAM and are 8-bit wide. The start address of the Data Memory for all devices is the address "00H". Registers which are common to all microcontrollers, such as ACC, PCL, etc., have the same Data Memory address.



**Data Memory Structure** 

Note: Most of the Data Memory bits can be directly manipulated using the "SET [m].i" and "CLR [m].i" with the exception of a few dedicated bits. The Data Memory can also be accessed through the memory pointer register, MP.

# **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user program for both read and write operations. By using the "SET [m].i" and "CLR [m].i" instructions, individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

## **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

00H	IAR	N
01H	MP	
02H		
03H		
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	
0CH	TMRH	
0DH	TMRL	
0EH	TMRC	
0FH	PTR	Special Purpose
10H		Data Memory
11H		
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	
18H	PD	
19H	PDC	
1AH	PE	
1BH	PEC	
1CH	WSR	
1DH	CTLR	
1EH		
1FH	ТВНР	
20H	OSCC	
21H	RFCTR	
40H	General Purpose	
	Data Memory	: Unused, read as "00"
9FH	(96 Bytes)	

# Special Purpose Data Memory Structure



# **Special Function Registers**

To ensure successful operation of the microcontroller, certain internal registers are implemented in the Data Memory area. These registers ensure correct operation of internal functions such as timers, interrupts, etc., as well as external functions such as I/O data control. The location of these registers within the Data Memory begins at the address 00H. Any unused Data Memory locations between these special function registers and the point where the General Purpose Memory begins is reserved and attempting to read data from these locations will return a value of 00H.

# Indirect Addressing Registers – IAR

The IAR register, located at Data Memory address "00H", is not physically implemented. This special register allows what is known as indirect addressing, which permits data manipulation using a Memory Pointer in-

stead of the usual direct memory addressing method where the actual memory address is defined. Any actions on the IAR register will result in corresponding read/write operations to the memory location specified by the Memory Pointer MP. Reading the IAR register indirectly will return a result of "00H" and writing to the register indirectly will result in no operation.

# Memory Pointer – MP

One Memory Pointer, known as MP, is physically implemented in the Data Memory. The Memory Pointer can be written to and manipulated in the same way as normal registers providing an easy way of addressing and tracking data. When using any operation on the indirect addressing register IAR, it is actually the address specified by the Memory Pointer that the microcontroller will be directed to.

```
data .section 'data'
                db ?
db ?
adres1
adres2
adres3
                dh ?
                db ?
adres4
block
                db ?
code .section at 0 'code'
org
      00h
start:
               mov a, 04h ; setup size of block
mov block, a
mov a, offset adres1; Accumulator loaded with first RAM address
                mov mp,a
                                        ; setup memory pointer with first RAM address
loop:
                                        ; clear the data at address defined by MP
                clr IAR
                inc mp
sdz block
                                        ; increment memory pointer
; check if last memory location has been cleared
                jmp loop
```

continue:

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



# Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

# Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Look-up Table Registers – TBLP, TBLH, TBHP

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicates the location where the table data is located. Its value must be setup before any table read commands are executed. Its value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location. Once TBHP is enabled, the instruction "TABRDC [m]" reads the ROM data as defined by TBLP and TBHP value. Otherwise, the TBHP function selected via a configuration option is disabled, the instruction "TABRDC [m]" reads the ROM data as defined by TBLP and the current program counter bits.


#### Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- **PDF** is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.





In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the interrupt routine can change the status register, precautions must be taken to correctly save it.

# Interrupt Control Registers – INTC

The microcontroller provides an internal timer/event counter overflow interrupt. By setting various bits within this register using standard bit manipulation instructions, the enable/disable function of each interrupt can be independently controlled. A master interrupt bit within this register, the EMI bit, acts like a global enable/disable and is used to set all of the interrupt enable bits on or off. This bit is cleared when an interrupt routine is entered to disable further interrupt and is set by executing the "RETI" instruction.

# Timer/Event Counter Registers – TMRH, TMRL, TMRC

All devices possess a single internal 16-bit count-up timer. An associated register pair known as TMRL/TMRH is the location where the timer 16-bit value is located. This register can also be preloaded with fixed data to allow different time intervals to be setup. An associated control register, known as TMRC, contains the setup information for this timer, which determines in what mode the timer is to be used as well as containing the timer on/off control function.

# Watchdog Timer Register - WDTS

The Watchdog function in the microcontroller provides an automatic reset function giving the microcontroller a means of protection against spurious jumps to incorrect Program Memory addresses. To implement this, a timer is provided within the microcontroller which will issue a reset command when its value overflows. To provide variable Watchdog Timer reset times, the Watchdog Timer clock source can be divided by various division ratios, the value of which is set using the WDTS register. By writing directly to this register, the appropriate division ratio for the Watchdog Timer clock source can be setup. Note that only the lower 3 bits are used to set division ratios between 1 and 128.

### Input/Output Ports and Control Registers

Within the area of Special Function Registers, the I/O registers and their associated control registers play a prominent role. All I/O ports have a designated register correspondingly labeled as PA, PB, PC, PD and PE. These labeled I/O registers are mapped to specific addresses within the Data Memory as shown in the Data Memory table, which are used to transfer the appropriate output or input data on that port. With each I/O port

there is an associated control register labeled PAC, PBC, PCC, PDC, PEC also mapped to specific addresses with the Data Memory. The control register specifies which pins of that port are set as inputs and which are set as outputs. To setup a pin as an input, the corresponding bit of the control register must be set high, for an output it must be set low. During program, it is important to first setup the control registers to specify which pins are outputs and which are inputs before reading data from or writing data to the I/O ports. One flexible feature of these registers is the ability to directly program single bits using the "SET [m].i" and "CLR [m].i" instructions. The ability to change I/O pins from output to input and vice versa by manipulating specific bits of the I/O control registers during normal program operation is a useful feature of these devices.

# **EEPROM Data Memory**

An area of EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is contained within the device. This type of memory is non-volatile with data retention even after power is removed. This type of memory is useful for storing information such as product identification numbers, calibration values, user data, system setup data etc.

# **EEPROM Memory Structure**

The EEPROM has a capacity is 128 organised into a structure of 8-bit words. The EEPROM is an IIC type device and therefore operates using a two wire serial bus.

## Accessing the EEPROM Data Memory

The two IIC lines are the Serial Clock line, SCL, and the Serial Data line SDA. The SDA pin is shared with I/O pin PE0, while the SCL pin is connected to internal I/O PE1. Normal I/O control software instructions for PE0 and PE1 are used to control read and write operations on the EEPROM.

Serial data - SDA

The SDA line is the bidirectional EEPROM serial data line which is shared with pin PE0.

If it is transfer data must be output mode, and it receive data should be set input mode and select pull high resistor by option.

Serial data - SCL

The SCL line is the EEPROM serial clock input line which is shared with internal I/O PE1. The SCL input clocks data into the EEROM on its positive edge and clocks data out of the EEPROM on its negative edge.

• Clock and data transition Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a START or STOP condition.



Start condition


A high-to-low transition of SDA with SCL high will be interpreted as a start condition which must precede any other command - refer to the Start and Stop Definition Timing diagram.

Stop condition

A low-to-high transition of SDA with SCL high will be interpreted as a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode - refer to Start and Stop Definition Timing Diagram.

Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.




### **Device Addressing**

All EEPROM devices require an 8-bit device address word following a start condition to enable the EEPROM for read or write operations. The device address word consist of a mandatory one, zero sequence for the first four most significant bits. Refer to the diagram showing the Device Address. This is common to all the EEPROM devices. The next three bits are all zero bits.

The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address is successful then the EEPROM will output a zero as an ACK bit. If not, the EEPROM will return to a standby state.



Device Address

#### Write Operations

#### · Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write cycle is completed. Refer to Byte write timing diagram.

Acknowledge polling


To maximise bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.

· Read operations

The data EEPROM supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".

· Current address read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the EEPROM power is maintained. The address will roll over during a read from the last byte of the last memory page to the first byte of the first page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond a No ACK - High - signal and a following stop condition - refer to Current read timing.




Acknowledge Polling Flow



· Random read


A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a No ACK signal - high - followed by a stop condition. Refer to Random read timing. Sequential read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a No ACK signal - high - followed by a stop condition.





# Data EEPROM Timing Diagrams



Note: The write cycle time  $t_{WR}$  is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.

# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high options for all ports and Wake-up option for all I/O pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides 36-bit bidirectional input/output lines labeled with port names PA, PB, PC, PD and PE. These I/O ports are mapped to the Data Memory with addresses as shown in the Special Purpose Data Memory table. All of these I/O lines can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

#### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. The pull-high resistors are selectable via configuration options and are implemented using weak PMOS transistors.

# Port Pin Wake-up


If the HALT instruction is executed, the device will enter the Power Down Mode, where the system clock will stop resulting in power being conserved, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the port pins from high to low or low to high. After a HALT instruction forces the microcontroller into the Power Down Mode, the processor will remain in a low-power state until the logic condition of the selected wake-up pin on the port pin changes from high to low or low to high. This function is especially suitable for applications that can be woken up via external switches. Each pin on PA (by bit), PB, PC, PD, PE has the capability to wake-up (by nibble) the device by falling and rising edges. It means once there are one pin in is low or high the I/O cannot wake-up the MCU.

### I/O Port Control Registers

Each I/O port has its own control register PAC, PBC, PCC, PDC and PEC to control the input/output configuration. With this control register, each CMOS output or input with or without pull-high resistor structures can be reconfigured dynamically under software control. Each of the I/O ports is directly mapped to a bit in its associated port control register.

For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the





output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

#### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The chosen function of the multi-function I/O pins is set by application program control.

• External Timer Clock Input

The external timer pin TMR is pin-shared with the I/O pin PA2. To configure this pin to operate as timer input, the corresponding control bits in the timer control register must be correctly set. For applications that do not require an external timer input, this pin can be used as a normal I/O pin. Note that if used as a normal I/O pin the timer mode control bits in the timer control register must select the timer mode, which has an internal clock source, to prevent the input pin from interfering with the timer operation.

The VA/VB is for V-axis Function

The VA/VB pins are shared with the pins PD0/PD1. PD0 or PD1 have falling and rising edge wake-up functions if their wake-up function is enabled by the related configuration option. In the Power-down mode, if PD0 wakes up the MCU, the bit3 named VA\_wake-up in the Wake-up Status Register WSR will be set. Similarly, if PD1 wakes up the MCU, bit4 named VB\_wakeup in the Wake-up Status Register WSR will be set. If the bit VA\_wake-up or VB\_wakeup is read by application program, the bit will be cleared.


 The ZA/ZB is for Z-axis function The ZA/ZB pins are shared with the PD2/PD3, PD2 or PD3 has falling and rising edge wake-up function if its wake-up function is enabled by related configuration option. In halt mode if PD2 wakes up the MCU, the bit6 named ZA\_wakeup in the Wake-up Status Register WSR will be set. Similarly, if PD3 wakes up the MCU, the bit7 named ZB\_wake-up in the Wake-up Status Register WSR will be set. If the bit ZA\_wake-up or ZB\_wakeup is read by application program, the bit will be cleared.

# I/O Pin Structures

The diagrams illustrate the I/O pin internal structures. As the exact logical construction of the I/O pin may differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins.

#### **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the data and port control register will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high options have been selected. If the PAC, PBC, PCC, PDC and PEC port control registers are programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated PA, PB, PC, PD and PE port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading





the correct value into the port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

All I/O ports have the capability of providing wake-up functions. When the device is in the Power Down Mode, various methods are available to wake the device up. One of these is a transition of any of the selected wake-up pins.

# **Timer/Event Counters**

The provision of timers form an important part of any microcontroller giving the designer a means of carrying out time related functions. The device contains an internal 16-bit count-up timer which has three operating modes. The timer can be configured to operate as a general timer, external event counter or as a pulse width measurement device.

There are three registers related to the Timer/Event Counter, TMRL, TMRH and TMRC. The TMRL/TMRH register pair are the registers that contains the actual timing value. Writing to this register pair places an initial starting value in the Timer/Event Counter preload register while reading retrieves the contents of the Timer/Event Counter. The TMRC register is a Timer/Event Counter control register, which defines the timer options, and determines how the timer is to be used. The timer clock source can be configured to come from the internal system clock divided by 4 or from an external clock on shared pin PA2/TMR.


# Configuring the Timer/Event Counter Input Clock Source

The timer clock source can originate from either the system clock divided by 4 or from an external clock source. The system clock divided by 4 is used when the timer is in the timer mode or in the pulse width measurement mode. An external clock source is used when the timer is in the event counting mode, the clock source being provided on shared pin PA2/TMR. Depending upon the condition of the TE bit, each high to low, or low to high transition on the PA2/TMR pin will increment the counter by one.

## Timer Registers - TMRH, TMRL

The TMRH and TMRL registers are two 8-bit special function register locations within the special purpose Data Memory where the actual timer value is stored. The value in the timer counter increases by one each time an internal clock pulse is received or an external transition occurs on the PA2/TMR pin. The timer will count from the initial value loaded by the preload register to the full count value of FFFFH at which point the timer overflows and an internal interrupt signal generated. The timer value will then be reset with the initial preload register value and continue counting. For a maximum full range count of 0000H to FFFFH the preload registers must first be cleared to 0000H. It should be noted that after power-on the preload registers will be in an unknown condition. Note that if the Timer/Event Counter is not running and data is written to its preload registers, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload registers during this period will remain in the preload registers and will only be written into the actual counter the next time an overflow occurs.

Accessing these registers is carried out in a specific way. It must be noted that when using instructions to preload data into the low byte register, namely TMRL, the data will only be placed in a low byte buffer and not directly into the low byte register. The actual transfer of the data into the low byte register is only carried out when a write to its associated high byte register, namely TMRH, is executed. On the other hand, using instructions to preload data into the high byte timer register will result in the data being directly written to the high byte register. At the same time the data in the low byte buffer will be transferred into its associated low byte register. For this reason, when preloading data into the 16-bit timer registers, the low byte should be written first. It



16-bit Timer/Event Counter Structure



must also be noted that to read the contents of the low byte register, a read to the high byte register must first be executed to latch the contents of the low byte buffer from its associated low byte register. After this has been done, the low byte register can be read in the normal way. Note that reading the low byte timer register directly will only result in reading the previously latched contents of the low byte buffer and not the actual contents of the low byte timer register.

# **Timer Control Register – TMRC**


The flexible features of the Holtek microcontroller Timer/Event Counters enable them to operate in three different modes, the options of which are determined by the contents of the Timer Control Register TMRC. Together with the TMRL and TMRH registers, these three registers control the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the TMRC register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To choose which of the three modes the timer is to operate in, the timer mode, the event counting mode or the pulse width measurement mode, bits TM0 and TM1 must be set to the required logic levels. The timer-on bit TON or bit 4 of the TMRC register provides the basic on/off control of the timer, setting the bit high allows the counter to run, clearing the bit stops the counter. If the timer is in the event count or pulse width measurement mode the active transition edge level type is selected by the logic level of the TE or bit 3 of the TMRC register.

#### **Configuring the Timer Mode**

In this mode, the timer can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the counter overflows. To operate in this mode, bits TM1 and TM0 of the TMRC register must be set to 1 and 0 respectively. In this mode, the internal clock is used as the timer clock. The timer-on bit, TON, must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increments by one. When the timer is full and overflows, the timer will be reset to the value already loaded into the preload register and continue counting. If the timer interrupt is enabled, an interrupt signal will also be generated. The timer interrupt can be disabled by ensuring that the ETI bit in the INTC register is cleared to zero.

Note: The timer overflow can't wake-up the MCU from Power Down Mode.





# **Configuring the Event Counter Mode**


In this mode, a number of externally changing logic events, occurring on external pin PA2/TMR, can be recorded by the internal timer. For the timer to operate in the event counting mode, bits TM1 and TM0 of the TMRC register must be set to 0 and 1 respectively. The timer-on bit, TON must be set high to enable the timer to count. With TE low, the counter will increment each time the PA2/TMR pin receives a low to high transition. If the TE bit is high, the counter will increment each time PA2/TMR receives a high to low transition. As in the case of the other two modes, when the counter is full and overflows, the timer will be reset to the value already loaded into the preload register and continue counting. If the timer interrupt is enabled, an interrupt signal will also be generated. The timer interrupt can be disabled by ensuring that the ETI bit in the INTC register is cleared to zero. To ensure that the external pin PA2/TMR is configured to operate as an event counter input pin, two things have to happen. The first is to ensure that the TM0 and TM1 bits place the timer/event counter in the event counting mode, the second is to ensure that the port control register configures the pin as an input. In the Event Counting mode, the Timer/Event Counter will continue to record externally changing logic events on the timer input pin, even if the microcontroller is in the Power Down Mode.

# Configuring the Pulse Width Measurement Mode

In this mode, the width of external pulses applied to the pin-shared external pin PA2/TMR can be measured. In the Pulse Width Measurement Mode, the timer clock source is supplied by the internal clock. For the timer to operate in this mode, bits TM0 and TM1 must both be set high. If the TE bit is low, once a high to low transition has been received on the PA2/TMR pin, the timer will

start counting until the PA2/TMR pin returns to its original high level. At this point the TON bit will be automatically reset to zero and the timer will stop counting. If the TE bit is high, the timer will begin counting once a low to high transition has been received on the PA2/TMR pin and stop counting when the PA2/TMR pin returns to its original low level. As before, the TON bit will be automatically reset to zero and the timer will stop counting. It is important to note that in the Pulse Width Measurement Mode, the TON bit is automatically reset to zero when the external control signal on the external timer pin returns to its original level, whereas in the other two modes the TON bit can only be reset to zero under program control. The residual value in the timer, which can now be read by the program, therefore represents the length of the pulse received on pin PA2/TMR. As the TON bit has now been reset any further transitions on the PA2/TMR pin will be ignored. Not until the TON bit is again set high by the program can the timer begin further pulse width measurements. In this way single shot pulse measurements can be easily made. It should be noted that in this mode the counter is controlled by logical transitions on the PA2/TMR pin and not by the logic level.

As in the case of the other two modes, when the counter is full and overflows, the timer will be reset to the value already loaded into the preload register. If the timer interrupt is enabled, an interrupt signal will also be generated. To ensure that the external pin PA2/TMR is configured to operate as a pulse width measuring input pin, two things have to happen. The first is to ensure that the TM0 and TM1 bits place the timer/event counter in the pulse width measuring mode, the second is to ensure that the port control register configures the pin as an input.





# I/O Interfacing

The Timer/Event Counter, when configured to run in the event counter or pulse width measurement mode, require the use of the external PA2 pin for correct operation. As this pin is a shared pin it must be configured correctly to ensure it is setup for use as a Timer/Event Counter input and not as a normal I/O pin. This is implemented by ensuring that the mode select bits in the Timer/Event Counter control register, select either the event counter or pulse width measurement mode. Additionally the Port Control Register PAC bit 2 must be set high to ensure that the pin is setup as an input. Any pull-high resistor configuration option on this pin will remain valid even if the pin is used as a Timer/Event Counter input.

#### **Programming Considerations**

When configured to run in the timer mode, the internal system clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode when the appropriate timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the pulse width measurement mode, the internal system clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the external timer input pin. As this is an external event and not synchronised with the internal timer clock, the microcontroller will only see this external event when the next timer clock pulse arrives. As a result, there may be small differences in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to be in the event counting mode, which again is an external event and not synchronised with the internal system or timer clock.

When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, this should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer interrupt enable bits in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer mode and clock source control bits in timer control register must also be correctly set to ensure the timer is properly configured for the required application. It is also important to ensure that an initial value is first loaded into the timer registers before the timer is switched on; this is because after power-on the initial values of the timer registers are unknown. After the timer has been initialised the timer can be turned on and off by controlling the enable bit in the timer control register. Note that setting the timer enable bit high to turn the timer on, should only be executed after the timer mode bits have been properly setup. Setting the timer enable bit high together with a mode bit modification, may lead to improper timer operation if executed as a single timer control register byte write instruction

When the Timer/Event counter overflows, its corresponding interrupt request flag in the interrupt control register will be set. If the timer interrupt is enabled this will in turn generate an interrupt signal. But the timer overflow can't wake-up the MCU if MCU is in a Power down condition.



# **Timer Program Example**

This program example shows how the Timer/Event Counter registers are setup, along with how the interrupts are enabled and managed. Note how the Timer/Event Counter is turned on, by setting bit 4 of the Timer Control Register. The Timer/Event Counter can be turned off in a similar way by clearing the same bit. This example program sets the Timer/Event Counter to be in the timer mode, which uses the internal system clock as the clock source. org 04h

```
reti
org 008h
                   ; Timer/Event Counter interrupt vector
jmp tmrint
                   ; jump here when Timer overflows
org 20h
                   ; main program
; internal Timer/Event Counter interrupt routine
tmrint:
: Timer/Event Counter main program placed here
reti
:
begin:
;setup Timer registers
mov a,09bh
              ; setup Timer low register
mov tmrl,a;
                  ; load low register first
mova, Oaah
                   ; setup timer high register
mov tmrh,a
mov a,080h
                   ; setup Timer control register
mov tmrc, a
                   ; timer mode is used
; setup interrupt register
mov a,005h
                   ; enable master interrupt and timer interrupt
mov intc.a
set tmrc.4
                   ; start Timer/Event Counter - note mode bits must be previously setup
```

# Interrupts

Interrupts are an important part of any microcontroller system. When an internal function such as a Timer/Event Counter overflow, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. This device contains a single internal Timer/Event counter interrupt.

#### Interrupt Register

Overall interrupt control, which means interrupt enabling and request flag setting, is controlled by a single interrupt control register, which is located in the Data Memory. By controlling the appropriate enable bits in this register the interrupt can be enabled or disabled. Also when an interrupt occurs, the request flag will be set by the microcontroller. The global enable flag if cleared to zero will disable all interrupts.

#### Interrupt Operation

A Timer/Event Counter overflow, will generate an interrupt request by setting its corresponding request flag, if its interrupt enable bit is set. When this happens, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP statement which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI statement, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, other interrupts will be blocked, as the EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded. If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.



# **Timer/Event Counter Interrupt**

For a Timer/Event Counter interrupt to occur, the global interrupt enable bit, EMI, and its corresponding timer interrupt enable bit, ETI, must first be set. An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, TF, is set, a situation that will occur when the Timer/Event Counter overflows. When the interrupt is enabled, the stack is not full and a Timer/Event Counter overflow occurs, a subroutine call to the timer interrupt vector at location 08H, will take place. When the interrupt is serviced, the timer interrupt request flag, TF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.


#### **Programming Considerations**

By disabling the interrupt enable bit, the requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt control register until the corresponding interrupt is serviced or until the request flag is cleared by a software instruction.

It is recommended that programs do not use the "CALL subroutine" instruction within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a "CALL subroutine" is executed in the interrupt subroutine.

All of these interrupts have the capability of waking up the processor when in the Power Down Mode.

Only the Program Counter is pushed onto the stack. If the contents of the accumulator or status register are altered by the interrupt service program, which may corrupt the desired control sequence, then the contents should be saved in advance.







# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the microcontroller is running. One example of this is where after power has been applied and the microcontroller is already running, the RES line is force-fully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain unchanged allowing the microcontroller to proceed with normal operation after the reset line is allowed to return high. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the  $\overrightarrow{\text{RES}}$  reset is implemented in situations where the power supply voltage falls below a certain threshold.


# **Reset Functions**

There are five ways in which a microcontroller reset can occur, through events occurring both internally and externally:

Power-on Reset


The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.

Although the microcontroller has an internal RC reset function, if the VDD power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the  $\overline{\text{RES}}$  line reaches a certain voltage value, the reset delay time  $t_{\text{RSTD}}$  is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.




**Power-On Reset Timing Chart** 

For most applications a resistor connected between VDD and the RES pin and a capacitor connected between VSS and the RES pin will provide a suitable external reset circuit. Any wiring connected to the RES pin should be kept as short as possible to minimise any stray noise interference.



**Basic Reset Circuit** 

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.




**Enhanced Reset Circuit** 

More information regarding external reset circuits is located in Application Note HA0075E on the Holtek website.

RES Pin Reset

This type of reset occurs when the microcontroller is already running and the RES pin is forcefully pulled low by external hardware such as an external switch. In this case as in the case of other reset, the Program Counter will reset to zero and program execution initiated from this point.




Rev. 1.00

December 15, 2009



# • Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is selected via a configuration option. If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected via configuration options.



# Low Voltage Reset Timing Chart

 Watchdog Time-out Reset during Normal Operation The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except that the Watchdog time-out flag TO will be set to "1".

WDT Time-out	1
	<
SST Time-out	
Internal Reset	

# WDT Time-out Reset during Normal Operation Timing Chart

• Watchdog Time-out Reset during Power Down The Watchdog time-out Reset during Power Down is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for  $t_{SST}$  details.

WDT Time-out	
<b>←</b> tss <b>⊤</b> →	
SST Time-out	

WDT Time-out Reset during Power Down Timing Chart

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the Power Down function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	RES reset during power-on
u	u	RES or LVR reset during normal operation
1	u	WDT time-out reset during normal operation
1	1	WDT time-out reset during Power Down

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer/Event Counter	Timer Counter will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack



The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Register Reset (Power-on)		WDT time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	
PCL	000H	000H	000H	000H	000H	
MP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	
STATUS	00 xxxx	1u uuuu	00 uuuu	00 uuuu	11 uuuu	
INTC	00-0	00-0	00-0	00-0	uu-u	
TMRL	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน	
TMRH	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน	
TMRC	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PE	1111	1111	1111	1111	uuuu	
PEC	1111	1111	1111	1111	uuuu	
WSR	xxxx x	xxxx x	xxxx x	xxxx x	uuuu u	
CTLR	0000 0x00	0000 0x00	0000 0x00	0000 0x00	uuuu uxuu	
OSCC	0000 0000	0000 0000	0000 0000	0000 0000	นนน0 นนนน	
RFCTR	0000 0000	0000 0000	0000 0000	0000 0000	000u uuuu	
PTR	0000 0000	0000 0000	0000 0000	0000 0000	นนนน นนนน	
TBHP	0000 0000	0000 0uuu	0000 uuuu	0000 0uuu	0000 0uuu	

Note: "\*" means "warm reset"

"-" not implemented

"u" means "unchanged"

"x" means "unknown"




# Oscillator

There are two oscillator circuits contained within the device. The first is the system oscillator which utilises an external crystal and the second is the Watchdog timer oscillator which is fully integrated and requires no external components.

# System Clock Configurations

There is one oscillator mode Crystal. For Crystal mode no built-in capacitor between OSC1, OSC2 and GND. The simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. In most applications, resistor R1 is not required, however for those applications where the LVR function is not used, R1 may be necessary to ensure the oscillator stops running when VDD falls below its operating range.

More information regarding the oscillator is located in Application Note HA0075E on the Holtek website.



Crystal/Ceramic Oscillator

### Watchdog Timer Oscillator

The WDT oscillator is a fully self-contained free running on-chip RC oscillator with a typical period of 71 $\mu$ s at 3V requiring no external components. When the device enters the Power Down Mode, the system clock will stop running but the WDT oscillator continues to free-run and to keep the watchdog active. However, to preserve power in certain applications the WDT oscillator can be disabled via a configuration option.

# Power Down Mode and Wake-up

# **Power Down Mode**

All of the Holtek microcontrollers have the ability to enter a Power Down Mode. When the device enters this mode, the normal operating current, will be reduced to an extremely low standby current level. This occurs because when the device enters the Power Down Mode, the system oscillator is stopped which reduces the power consumption to extremely low levels, however, as the device maintains its present internal condition, it can be woken up at a later stage and continue running, without requiring a full reset. This feature is extremely important in application areas where the microcontroller must have its power supply constantly maintained to keep the device in a known condition but where the power supply capacity is limited such as in battery applications.

### Entering the Power Down Mode

There is only one way for the device to enter the Power Down Mode and that is to execute the "HALT" instruction in the application program. When this instruction is executed, the following will occur:

- The system oscillator will stop running and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled and the clock source is selected to come from the WDT oscillator.
- The I/O ports will maintain their present condition.
- In the status register, the Power Down flag, will be set and the Watchdog time-out flag, TO, will be cleared.

# Standby Current Considerations

As the main reason for entering the Power Down Mode is to keep the current consumption of the microcontroller to as low a value as possible, perhaps only in the order of several micro-amps, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised.

Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs.

If the configuration option has enabled the Watchdog Timer internal oscillator, then this will continue to run when in the Power Down Mode and will thus consume some power.



### Wake-up

After the system enters the Power Down Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- An external falling or rising edge on any of the I/O pins
- · A system interrupt
- A WDT overflow (if the contents of the PTR are zeros)
- A PTR overflow occurs (if the contents of the PTR are not equal to zeros)

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status. Note that the WDT time-out will not occur if the contents of the Period Timer Register (PTR) are not equal to zeros.

Each pin on Port A or any nibble on other ports can be setup via configuration options to permit a negative or positive transition on the pin to wake-up the system. When a port pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the Power Down Mode, the wake-up function of the related interrupt will be disabled.

No matter what the source of the wake-up event is, once a wake-up situation occurs, a time period equal to 512 system clock periods will be required before normal system operation resumes. However, if the wake-up has originated due to an interrupt, the actual interrupt subroutine execution will be delayed by additional one or more cycles. If the wake-up results in the execution of the next instruction following the "HALT" instruction, this will be executed immediately after the 512 system clock period delay has ended.

# Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise. It operates by providing a device reset when the WDT counter overflows. The WDT clock is supplied by its own internal dedicated internal WDT oscillator. Note that if the WDT configuration option has been disabled, then any instruction relating to its operation will result in no operation.

The WDT function is selected by a configuration option. There is also an internal register associated with the WDT named WDTS to select various WDT time-out periods in the device. The clock source of the WDT comes from the internal WDT oscillator and its clock period may vary with VDD, temperature and process variation. The WDT clock is further divided by an internal 6-stage counter followed by a 7-stage prescaler to obtain longer WDT time-out period selected by the WDT prescaler rate selection bits, WS2~WS0, in the associated WDT register known as WDTS.


There is only one instruction to clear the Watchdog Timer known as "CLR WDT". As the instruction "CLR WDT" is executed, all contents of the 6-stage counter and 7-stage prescaler will be clear. It makes the WDT time-out period more accurate relatively.

Under normal program operation, a WDT time-out will initialise a device reset and set the status bit TO. However, if the system is in the Power Down Mode, when a WDT time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the WDT. The first is an external hardware reset, which means a low level on the  $\overline{\text{RES}}$  pin, the second is using the watchdog software instructions and the third is via a HALT instruction.


Although the WDT overflow is a source to wake up the MCU from the Power Down Mode, there are some limitations on the conditions at which the WDT overflow occurs. If the WDT function is enabled and the PTR contents are equal to zeros, the WDT overflow will occur to wake up the MCU from the Power Down Mode. If the PTR contents are not equal to zeros, the WDT overflow will not occur in Power Down Mode even if the WDT function has been enabled.



# HT82K74E/HT82K74EE



Watchdog Timer Register



# Watchdog Timer Register

Bit No.	MCU Name	Fun. Name	R/W	Description for mouse mode
0~2	PF0~PF2	Reserved bit		Always read 0
3	PF3	VA_wakeup	R	1: VA change before VB 0: default
4	PF4	VB_wakeup	R	1: VB change before VA 0: default
5	PF5	CNT_WK	R	1: MCU wake-up by period counter overflow 0: MCU Wake-up not by period counter
6	PF6	ZA_wakeup	R	1: ZA change before ZB 0: default
7	PF7	ZB_wakeup	R	1: ZB change before ZA 0: default

Wakeup Status Register – WSR



Bit No.	MCU Name	Function Name	R/W	Description for Mouse Mode
0	PFC0	AMP_ctrl	R/W	Control AMP function 1: on AMP function 0: off AMP function (default)
1	PFC1	DC_ctrl	R/W	This bit is used to decide whether the DC/DC circuit is in operation 0: enable the DC/DC circuit 0: disable the DC/DC circuit
2	PFC2	LVDF	R	Flag for 2.2V/2.0V battery low signal coming from DC/DC block (the battery low level 2.2V or 2.0V is selected by configuration option). 1: battery voltage $\leq$ 2.2V/2.0V 0: battery voltage $>$ 2.2V/2.0V
3	PFC3	LVD18	R	<ul> <li>1.8V Battery Low signal for DC/DC 1.8V</li> <li>Always Off in Power Down Mode.</li> <li>1: battery voltage ≤ 1.8V</li> <li>0: battery voltage &gt; 1.8V</li> </ul>
4~7	PFC4~7	Reserved bit	R/W	Always read 0

# Control Register – CTLR

Bit No.	MCU Name	R/W	Description for mouse mode
0	OSC1_C0	R/W	0: no 2X pf capacitor connected to OSC1 (default) 1: has 2X pf capacitor connected to OSC1
1	OSC1_C1	R/W	0: no 4X pf capacitor connected to OSC1 (default) 1: has 4X pf capacitor connected to OSC1
2	OSC1_C2	R/W	0: no 8X pf capacitor connected to OSC1 (default) 1: has 8X pf capacitor connected to OSC1
3	Reserved bit	R/W	Always read 0
4	OSC2_C0	R/W	0: no 2X pf capacitor connected to OSC2 (default) 1: has 2X pf capacitor connected to OSC2
5	OSC2_C1	R/W	0: no 4X pf capacitor connected to OSC2 (default) 1: has 4X pf capacitor connected to OSC2
6	OSC2_C2	R/W	0: no 8X pf capacitor connected to OSC2 (default) 1: has 8X pf capacitor connected to OSC2
7	OSC2_C3	R/W	0: no 16X pf capacitor connected to OSC2 (default) 1: has 16X pf capacitor connected to OSC2

Where "X" is 3pf capacitor.

OSC CAP Control Register – OSCC



Bit No.	Fun. Name	R/W	Description for mouse mode	
0~1	CLK_DIV	R/W	MCU system clock division selection 00: system clock= system oscillator output clock/4 (6.75MHz) 01: system clock= system oscillator output clock/8 (3.3MHz) 10: system clock= system oscillator output clock/16 (1.68MHz) 11: system clock= system oscillator output clock/1 (only for 4MHz)	
2	CAP_EN	R/W	27MHz oscillator built-in capacitor enable control 0: disable the built-in capacitor connection to both OSC1 and OSC2 (default) 1: enable the built-in capacitor connection to both OSC1 and OSC2 where the built-in capacitors for both OSC1 and OSC2 are defined by the OSC CAP con- trol register OSCC.	
3	OSC_MOD	R/W	<ul><li>27MHz oscillator (OSC) operating mode control</li><li>0: OSC operates in normal mode without frequency modulation.</li><li>1: OSC operates in frequency modulation mode for RF transmission.</li></ul>	
4	I_SEL	R/W	<ul> <li>27MHz oscillator (OSC) current control when OSC operates in frequency modulation mode.</li> <li>0: normal current state is selected when the V<sub>DD</sub> voltage is equal to or higher than 3V.</li> <li>1: high current state is selected when the V<sub>DD</sub> voltage is lower than 3V.</li> </ul>	
5~7	Reserved bit	R/W	Always read 0	

27MHz Oscillator Control Register - RFCTR (21H)

# Period Timer Register – PTR

This register is used to define the period of the timer which always counts in the Power Down Mode. Once the timer is reached, the MCU will be woken-up by Period Timer Register overflow. Once the MCU is woken-up by the period timer, the CNT\_WK bit of the wake-up Register is set to "1".

Bit No.	Function Name	R/W	Description
0~7	Period Timer		The Period Timer is the time interval generator with one second as a unit. If the bits [7:0] are equal to 00H, the MCU will be woken up by one of the wake-up source mentioned in Wake-up Section except the PTR overflow event. If the bits [7:0] are not equal to 00H, the MCU will be woken up from the Power Down mode by the following events except WDT overflow event: • I/O Port wake-up • INT wake-up • Reset • The Period Timer is reached to the values specified by the PTR.


Period Timer Register – PTR



# DC-to-DC Converter (DC/DC)

This circuit is used to generate a stable 2.8V or 3.0V or 3.3V (error  $\pm 0.1V$ ) power voltage for the whole device and output to the IRPT. The DC/DC clock frequency is 130kHz. It can also detect the battery voltage. If the battery voltage drops to 2.2V or 2.0V, the choice of which is determined by a configuration option (error  $\pm 0.1$ V), the DC/DC circuit will output a Low Voltage Detect signal LVD (2.2V/2.0V Low battery flag stored in LVDF bit of the Control Register CTLR) to the MCU. There is also a low voltage reset (LVR) circuit to check the DC/DC output voltage. When the DC/DC output voltage drops to 2.4V, the MCU will be reset. The LVR function is controlled by a configuration together with a software control bit named DC ctrl in the Control Register CTLR. To enable the LVR function, the configuration option of LVR function has to be enabled and the control bit DC\_ctrl must be set to "0" to enable the DC/DC circuit. If the configuration option is selected to disable the LVR function or the DC\_ctrl bit is set to "1" to disable the DC/DC circuit, then the LVR function will be disabled. If the LVR function is enabled by appropriate setting of the configuration option and software control bits as mentioned above, then the LVR still operates even if the MCU enters the Power Down Mode. It is recommended that the LVR function is enabled when the MCU is in the Power Down Mode

As the voltage of the Battery-in pin drops to 2.2V, the DC/DC converter can still operate correctly and is capable of outputting a drive current of at least 50mA.



# Output Port used Slew Rate Control I/O Pin

The I/O port output delay time of the rising and falling transition is 100ns or 200ns. There is a configuration option bit to define the slew rate of all I/O pins.

#### Amplifier Output for 27MHz

The RF\_OUT pin is the signal output pin and is sourced from the system oscillator clock output signal via a power amplifier. The RF\_OUT impedance is 50 for which the user can design an antenna to transmit the signal. The integrated power amplifier is used to supply power to RF\_OUT and can select either 0dBm for full power or -3dBm for half power, via a configuration option. The amplifier can be enabled or disabled using the Amplifier function control bit AMP\_ctrl in the Control Register CTLR.

This output is use to output the RF signal to the antenna.

Output Power= 0dBm (1 $\pm$ b) for full, -3dBm for half

# Load Impedance= $50\Omega$


The RF-carrier is shifted in frequency according to the data, which is known as Frequency Shift Keying (FSK). The data recognition depends upon the method which the RF receiver uses. The shifted frequency is implemented by the 27MHz oscillator operating mode control bit OSC MOD in the RFCTR register. When the OSC MOD bit is set to 1, the oscillator operates in its frequency modulation mode for RF transmission. To achieve frequency modulation, built-in capacitors can be selected which are connected to OSC1 and OSC2 using the built-in capacitor enable control bit CAP\_EN in the RFCTR register. If the CAP\_EN bit is set to 1, the selected built-in capacitors determined by the oscillator capacitor control register OSCC can be connected to OSC1 and OSC2. If the supply voltage drops lower than 3V when the oscillator operates in its frequency modulation mode, the oscillator current control bit I SEL in the RFCTR register should be set to 1 to ensure that the oscillator can perform its frequency modulation normally.



# **Configuration Options**

No.	Options
1	PA0~PA7 pull-high by bit: pull-high or non-pull-high
2	PA0~PA7 wake-up by bit: wake-up or non-wake-up
3	PB0~PB7 wake-up by nibble: wake-up or non-wake-up
4	PB0~PB7 pull-high by nibble: pull-high or non-pull-high
5	PC0~PC7 wake-up by nibble: wake-up or non-wake-up
6	PC0~PC7 pull-high by nibble: pull-high or non-pull-high
7	PD0~PD7 wake-up by nibble: wake-up or non-wake-up
8	PD0~PD7 pull-high by nibble: pull-high or non-pull-high
9	PE0~PE3 wake-up by nibble: wake-up or non-wake-up
10	PE0~PE3 pull-high by nibble: pull-high or non-pull-high
11	WDT: enable or disable
12	TBHP function: enable or disable
13	DC-DC output voltage: 2.8V, 3.0V, 3.3V
14	LVR: enable or disable
15	LVD voltage: 2.2V or 2.0V
16	I/O Slew Rate: 100ns or 200ns
17	Power Amp: full or half

# **Application Circuits**





# **Instruction Set**

# Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

# Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

#### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and

subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

# Logical and Rotate Operations

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.



### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

### **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

### Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operati	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z



Mnemonic	Description	Cycles	Flag Affected
Rotate			
RRA [m] RR [m]	Rotate Data Memory right with result in ACC Rotate Data Memory right	1 1 <sup>Note</sup>	None None
RRCA [m] RRC [m]	Rotate Data Memory right through Carry with result in ACC Rotate Data Memory right through Carry	1 1 <sup>Note</sup>	C C
RLA [m] RL [m] RLCA [m]	Rotate Data Memory left with result in ACC Rotate Data Memory left Rotate Data Memory left through Carry with result in ACC	1 1 <sup>Note</sup> 1	None None C
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move Data Memory to ACC Move ACC to Data Memory Move immediate data to ACC	1 1 <sup>Note</sup> 1	None None None
Bit Operation	1		
CLR [m].i SET [m].i	Clear bit of Data Memory Set bit of Data Memory	1 <sup>Note</sup> 1 <sup>Note</sup>	None None
Branch			
JMP addr	Jump unconditionally	2 1 <sup>Note</sup>	None
SZ [m] SZA [m]	Skip if Data Memory is zero Skip if Data Memory is zero with data movement to ACC	1 <sup>note</sup> 1 <sup>Note</sup>	None None
SZ [m].i SNZ [m].i	Skip if bit i of Data Memory is zero Skip if bit i of Data Memory is not zero	1 <sup>Note</sup> 1 <sup>Note</sup>	None None
SIZ [m] SDZ [m]	Skip if increment Data Memory is zero Skip if decrement Data Memory is zero	1 <sup>Note</sup> 1Note	None None None
SIZA [m] SDZA [m] CALL addr	Skip if increment Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Subroutine call	1 <sup>Note</sup> 2	None None
RET RET A.x	Return from subroutine Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read	1		
TABRDC [m] TABRDL [m]	Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup> 2 <sup>Note</sup>	None None
Miscellaneous	i		
NOP CLR [m]	No operation Clear Data Memory	1 1 <sup>Note</sup>	None None
SET [m] CLR WDT	Set Data Memory Clear Watchdog Timer	1 <sup>Note</sup> 1	None TO, PDF
CLR WDT1 CLR WDT2	Pre-clear Watchdog Timer Pre-clear Watchdog Timer	1 1	TO, PDF TO, PDF
SWAP [m] SWAPA [m]	Swap nibbles of Data Memory Swap nibbles of Data Memory with result in ACC	1 <sup>Note</sup>	None None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT1" instructions are concerningly even that O there is a real PDF flags.

 $^{\prime\prime}\text{CLR}$  WDT2 $^{\prime\prime}$  instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



# Instruction Definition

International point of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, CADCM A,[m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CADCM A,[m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, CADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified Immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Mem	ADC A,[m]	Add Data Memory to ACC with Carry
result is stored in the Accumulator.OperationACC $\leftarrow$ ACC $+$ (m] + CAffected flag(s)OV, Z, AC, C <b>ADCM A,[m]</b> Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory. Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, C <b>ADD A,[m]</b> Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add ACC to Data MemoryOperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory to ACCADDM A,[m]Add ACC to Data Memory to ACCDescriptionThe contents of the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationNo (Z + ACC "AND" [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionCagical AND are in the Acc		
Affected flag(s) $OV, Z, AC, C$ ADCM A, [m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory. Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) $OV, Z, AC, C$ ADD A, [m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + [m]$ Affected flag(s) $OV, Z, AC, C$ ADD A, xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + x$ Affected flag(s) $OV, Z, AC, C$ ADD A, xAdd ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.OperationMc ACC + C (m]Affected flag(s) $OV, Z, AC, C$ ADD A, [m]Logical AND Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationMc - CC + CC * AND* [m]Affected flag(s)ZOperationACC $\leftarrow ACC * AND^*$ (m]Affected flag(s)ZAND A, [m]Logical AND Immediate data to ACCDescriptionData in the Accu	·	
ADCM A.[m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m] + CAffected flag(s)OV, Z, AC, CADD A.[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADD A,[m]Add ACC to Data MemoryDescriptionThe contents of the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.OperationMC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescription[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZADD A,[m]Logical AND Data	Operation	$ACC \leftarrow ACC + [m] + C$
DescriptionThe contents of the specified Data Memory. Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,[m]</b> Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + [m]$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + x$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,[m]</b> Add ACC to Data MemoryOperationACC $\leftarrow ACC + x$ Affected flag(s) $OV, Z, AC, C$ <b>ADD A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.Operation $[m] \leftarrow ACC + ACC ^ AND^* [m]$ Affected flag(s)ZAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.<	Affected flag(s)	OV, Z, AC, C
result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s)OV, Z, AC, CADD A, [m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A, [m]Add immediate data to ACCDescriptionCC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A, XAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A, [m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CAND A, [m]Logical AND Data Memory to ACCDescription[m] $\leftarrow$ ACC + [m]Affected flag(s)ZAnd A, [m]Logical AND Data Memory to ACCDescriptionData in the Accumulator.Operation.Logical AND Data Memory to ACCDescriptionData in the Accumulator.Operation.Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- ceration. The result is stored in the Accumulator.Operation.ACC $\leftarrow$ ACC "	ADCM A,[m]	Add ACC to Data Memory with Carry
Affected flag(s)OV, Z, AC, CADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationImplementation and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,ImLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumu	Description	
ADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADD M,A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)ZAND A,[m]Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m] <td>Operation</td> <td><math>[m] \leftarrow ACC + [m] + C</math></td>	Operation	$[m] \leftarrow ACC + [m] + C$
DescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>AND A,[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A,[m]</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A,[m]</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.<	Affected flag(s)	OV, Z, AC, C
actionstored in the Accumulator.OperationACC $\leftarrow$ ACC $+$ [m]Affected flag(s)OV, Z, AC, C <b>ADD A,x</b> Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC $+$ xAffected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation(m) $\leftarrow$ ACC $+$ (m)Affected flag(s)OV, Z, AC, C <b>ADDM A,[m]</b> Logical AND Data Memory to ACCOperation(m) $\leftarrow$ ACC $+$ (m)Affected flag(s)OV, Z, AC, C <b>AND A,[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A, X</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" (m)Affected flag(s)Z <b>AND A, Eng</b> Logical AND C to Data MemoryOperationData in the specified Data Memory.OperationCaci AND ACC to Data MemoryOperationCaci AND C C to Data Memory.OperationMate apecified Data Memory.Op	ADD A,[m]	Add Data Memory to ACC
Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationQata in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZAND A,imjLogical AND ACC to Data MemoryOperationACC $\leftarrow$ ACC "AND" wAffected flag(s)ZAND A,[m]Logical AND ACC to Data MemoryOperationMate Accumulator to and the perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationMate Accumulator in the Accumulator perform a bitw	Description	
ADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,[m]Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationLogical AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationCo(c" AND" (m]AND	Operation	$ACC \leftarrow ACC + [m]$
DescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A.[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, C <b>AND A.[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A.[m]</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A.x</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)Z <b>ANDM A.[m]</b> Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation $(m] \leftarrow ACC "AND" (m]$ Affected flag(s)Z <b>ANDM A.[m]</b> Logical AND ACC	Affected flag(s)	OV, Z, AC, C
atom and the Accumulator.OperationACC $\leftarrow$ ACC + xAffected flag(s)OV, Z, AC, C <b>ADDM A.[m]</b> Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] $\leftarrow$ ACC + [m]Affected flag(s)OV, Z, AC, C <b>AND A.[m]</b> Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)Z <b>AND A.x</b> Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A.xLogical AND immediate data to ACCOperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZAffected flag(s)ZAffected flag(s)ZANDM A.[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationMCC $\leftarrow$ ACC "AND" (m]Affected flag(s)ZAnd A.[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.	ADD A,x	Add immediate data to ACC
Affected flag(s)OV, Z, AC, CADDM A.[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A.[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationMCC $\leftarrow$ ACC "AND" [m]OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. T	Description	·
ADDM A.[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A.[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationMatical AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationImage: ACC "AND" [m]ANDM A,[m]Logical AND ACC to Data Memory.OperationImage: ACC "AND" [m]OperationImage: ACC "AND" [m]OperationImage: ACC "AND" [m]	Operation	$ACC \leftarrow ACC + x$
DescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "AND" [m]Operation[m] $\leftarrow$ ACC "AND" [m]	Affected flag(s)	OV, Z, AC, C
Indext and the specified Data Memory.Operation[m] ← ACC + [m]Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCOperationACC ← ACC "AND" xAffected flag(s)ZAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryOperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	ADDM A,[m]	Add ACC to Data Memory
Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationCote and the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationData in the specified Data Memory.OperationImplemention operation. The result is stored in the Data Memory.	Description	
AND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" [m]AND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "AND" [m]	Operation	[m] ← ACC + [m]
DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.Operation $ACC \leftarrow ACC$ "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZAND A,rLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "AND" [m]	Affected flag(s)	OV, Z, AC, C
eration. The result is stored in the Accumulator.OperationACC ← ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator and the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImplement Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.	AND A,[m]	Logical AND Data Memory to ACC
Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation(m] ← ACC "AND" [m]	Description	
AND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	Operation	ACC ← ACC "AND" [m]
DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	Affected flag(s)	Z
operationThe result is stored in the Accumulator.OperationACC ← ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	AND A,x	Logical AND immediate data to ACC
Affected flag(s)       Z         ANDM A,[m]       Logical AND ACC to Data Memory         Description       Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.         Operation       [m] ← ACC "AND" [m]	Description	· · · ·
ANDM A,[m]       Logical AND ACC to Data Memory         Description       Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.         Operation       [m] ← ACC "AND" [m]	Operation	$ACC \leftarrow ACC "AND" x$
Description       Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.         Operation       [m] ← ACC "AND" [m]	Affected flag(s)	Z
eration. The result is stored in the Data Memory.Operation[m] ← ACC "AND" [m]	ANDM A,[m]	Logical AND ACC to Data Memory
	Description	
Affected flag(s) Z	Operation	[m] ← ACC "AND" [m]
	Affected flag(s)	

Rev. 1.00



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then in- crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc- tion.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m].i \leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT2 will have no effect.
Operation	WDT cleared TO $\leftarrow 0$
	$PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT1 will have no effect.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF



CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow \overline{[m]}$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re- sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by add- ing 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	С
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	[m] ← [m] − 1
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accu- mulator. The contents of the Data Memory remain unchanged.
Operation	ACC ← [m] – 1
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF $\leftarrow 1$
Affected flag(s)	TO, PDF



INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	[m] ← [m] + 1
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu- lator. The contents of the Data Memory remain unchanged.
Operation	ACC ← [m] + 1
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper- ation. The result is stored in the Accumulator.
Operation	ACC ← ACC ″OR″ [m]
Affected flag(s)	Z



OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper- ation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the re- stored address.
Operation	Program Counter $\leftarrow$ Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by set- ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be- fore returning to the main program.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i = 0~6) [m].0 ← [m].7
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i = 0~6) ACC.0 ← [m].7
Affected flag(s)	None



RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$\begin{split} & [m].(i+1) \leftarrow [m].i; \ (i=0{\sim}6) \\ & [m].0 \leftarrow C \\ & C \leftarrow [m].7 \end{split}$
Affected flag(s)	С
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i = 0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i = 0~6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro- tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6) ACC.7 ← [m].0
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i $\leftarrow$ [m].(i+1); (i = 0~6) [m].7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	С
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re- places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6) ACC.7 ← C C ← [m].0
Affected flag(s)	С



SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are sub-
	tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are sub- tracted from the Accumulator. The result is stored in the Data Memory. Note that if the re- sult of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] – 1 Skip if [m] = 0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC = 0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None



SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m] = 0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC = 0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	[m] ← ACC – [m]
Affected flag(s)	OV, Z, AC, C
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumu- lator. The result is stored in the Accumulator. Note that if the result of subtraction is nega- tive, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C



SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	
	$[m].3\sim[m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3 ~ ACC.0 ← [m].7 ~ [m].4 ACC.7 ~ ACC.4 ← [m].3 ~ [m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m] = 0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$
	Skip if $[m] = 0$
Affected flag(s)	
	Skip if [m] = 0
Affected flag(s)	Skip if [m] = 0 None
Affected flag(s) SZ [m].i	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two
Affected flag(s) <b>SZ [m].i</b> Description	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Affected flag(s) <b>SZ [m].i</b> Description Operation	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0
Affected flag(s) SZ [m].i Description Operation Affected flag(s)	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m]	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte)
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description Operation	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None
Affected flag(s) SZ [m].i Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	Skip if [m] = 0 None Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. Skip if [m].i = 0 None Read table (current page) to TBLH and Data Memory The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None Read table (last page) to TBLH and Data Memory The low byte of the program code (high byte) None




XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op- eration. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



# Package Information

28-pin SSOP (150mil) Outline Dimensions






Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	228	—	244
В	150	_	157
С	8		12
C′	386		394
D	54		60
E		25	_
F	4	_	10
G	22		28
Н	7		10
α	0°		8°



## SAW Type 32-pin (5mm×5mm) QFN Outline Dimensions




Sumbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
А	0.028	—	0.031
A1	0.000	_	0.002
A3		0.008	—
b	0.007		0.012
D		0.197	—
E		0.197	
е		0.020	—
D2	0.049		0.128
E2	0.049		0.128
L	0.012		0.020
К			

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	0.70	—	0.80
A1	0.00	_	0.05
A3		0.20	_
b	0.18		0.30
D		5.00	_
E		5.00	_
е		0.50	_
D2	1.25		3.25
E2	1.25	_	3.25
L	0.30		0.50
К			_



48-pin SSOP (300mil) Outline Dimensions




Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.395	—	0.420
В	0.291	—	0.299
С	0.008		0.012
C'	0.613		0.637
D	0.085		0.099
E		0.025	_
F	0.004		0.010
G	0.025		0.035
Н	0.004		0.012
α	0°		8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
А	10.03	—	10.67
В	7.39		7.59
С	0.20	_	0.30
C′	15.57		16.18
D	2.16		2.51
E		0.64	—
F	0.10		0.25
G	0.64		0.89
Н	0.10		0.30
α	0°		8°



# 48-pin LQFP (7mm×7mm) Outline Dimensions




Complete	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	8.90	—	9.10
В	6.90	—	7.10
С	8.90		9.10
D	6.90		7.10
E	_	0.50	_
F	_	0.20	
G	1.35	_	1.45
Н	_		1.60
I	_	0.10	_
J	0.45		0.75
К	0.10	—	0.20
α	0°		7°



# Product Tape and Reel Specifications

# **Reel Dimensions**



### SSOP 28S (150mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8 +0.3/-0.2
T2	Reel Thickness	22.2±0.2


### SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±0.1
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2 +0.3/-0.2
T2	Reel Thickness	38.2±0.2



### **Carrier Tape Dimensions**


## SSOP 28S (150mil)



Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0±0.3
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1



SSOP 48W



Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2 Min.
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
B0	Cavity Width	16.2±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5±0.1



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2009 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.