


# AMMC - 6420

## 6 - 18 GHz Power Amplifier



### Data Sheet



Chip Size: 2000 x 2000  $\mu\text{m}$  (78.5 x 78.5 mils)  
 Chip Size Tolerance:  $\pm 10 \mu\text{m}$  ( $\pm 0.4$  mils)  
 Chip Thickness: 100  $\pm 10 \mu\text{m}$  (4  $\pm 0.4$  mils)  
 Pad Dimensions: 100 x 100  $\mu\text{m}$  (4  $\pm 0.4$  mils)

#### Description

AMMC-6420 MMIC is a broadband 1W power amplifier designed for use in frequency bands between 6 to 18GHz. It is a cost-effective alternative in commercial communications systems to a discrete FET hybrid. The MMIC has a partial input and output match to 50 $\Omega$  but can be easily externally matched by single element for narrow band frequency coverage. The MMIC is unconditionally stable over all frequencies and bias conditions. Gate voltage is set using the Vg pin to optimize for linear or saturated power amplification. A temperature compensated RF output power detector circuit allows differential output power detection of 0.3V/W at 18 GHz. For improved reliability and moisture protection, the die is passivated at the active areas.

#### Features

- Wide frequency range: 6 - 18 GHz
- High gain: 20 dB
- Power: @17 GHz, P-2dB=30.5 dBm
- Highly linear: OIP3=38dBm
- Integrated RF power detector
- 5.5 Volt, -0.6 Volt, 800mA operation

#### Applications

- Microwave Radio systems
- Satellite VSAT and DBS systems
- LMDS & Pt-Pt mmW Long Haul
- 802.16 & 802.20 WiMax BWA
- WLL and MMDS loops
- Commercial grade military
- Can be driven by AMMC-5618 (6-20 GHz) MMIC increasing luding overall gain.

#### AMMC-6420 Absolute Maximum Ratings<sup>[1]</sup>

Symbol	Parameters/Conditions	Units	Min.	Max.
V <sub>d</sub>	Positive Drain Voltage	V		7
V <sub>g</sub>	Gate Supply Voltage	V	-3	0.5
I <sub>d</sub>	Drain Current	mA		1500
P <sub>in</sub>	CW Input Power	dBm		23
T <sub>ch</sub>	Operating Channel Temp.	°C		+150
T <sub>stg</sub>	Storage Case Temp.	°C	-65	+150
T <sub>max</sub>	Maximum Assembly Temp (60 sec max)	°C		+300

Note:

1. Operation in excess of any one of these conditions may result in permanent damage to this device.



Note: These devices are ESD sensitive. The following precautions are strongly recommended. Ensure that an ESD approved carrier is used when dice are transported from one destination to another. Personal grounding is to be worn at all times when handling these devices.

### AMMC-6420 DC Specifications/Physical Properties [1]

Symbol	Parameters and Test Conditions	Units	Min.	Typ.	Max.
$I_d$	Drain Supply Current (under any RF power drive and temperature) ( $V_d=5.5\text{ V}$ , $V_g$ set for $I_d$ Typical)	mA		800	1000
$V_g$	Gate Supply Operating Voltage ( $I_{d(Q)} = 800\text{ (mA)}$ )	V	-0.8	-0.6	-0.4
$\theta_{ch-b}$	Thermal Resistance <sup>[2]</sup> (Backside temperature, $T_b = 25^\circ\text{C}$ )	$^\circ\text{C/W}$		8.9	

Notes:


1. Ambient operational temperature  $T_A=25^\circ\text{C}$  unless otherwise noted.
2. Channel-to-backside Thermal Resistance ( $\theta_{ch-b}$ ) =  $10.7^\circ\text{C/W}$  at  $T_{channel} (T_c) = 120^\circ\text{C}$  as measured using infrared microscopy. Thermal Resistance at backside temperature ( $T_b$ ) =  $25^\circ\text{C}$  calculated from measured data.

### AMMC-6420 RF Specifications [3, 4, 5] ( $T_A = 25^\circ\text{C}$ , $V_d=5.5$ , $I_{d(Q)}=800\text{ mA}$ , $Z_o=50\ \Omega$ )


Symbol	Parameters and Test Conditions	Units	Minimum	Typical	Maximum	Sigma
Gain	Small-signal Gain <sup>[4]</sup>	dB	16.5	20		0.45
$P_{-1\text{dB}}$	Output Power at 1dB Gain Compression	dBm	27	29		0.27
$P_{-3\text{dB}}$	Output Power at 3dB Gain Compression	dBm		30		0.23
OIP3	Third Order Intercept Point; $Df=100\text{MHz}$ ; $P_{in}=-20\text{dBm}$	dBm		38		0.75
RLin	Input Return Loss <sup>[4]</sup>	dB		-3		0.23
RLout	Output Return Loss <sup>[4]</sup>	dB		-6		0.25
Isolation	Min. Reverse Isolation	dB		-45		1.10

Notes:


3. Small/Large -signal data measured in wafer form  $T_A = 25^\circ\text{C}$ .
4. 100% on-wafer RF test is done at frequency = 8, 12, and 18 GHz.
5. Specifications are derived from measurements in a  $50\ \Omega$  test environment. Aspects of the amplifier performance may be improved over a more narrow bandwidth by application of additional conjugate, linearity, or power matching.



Gain at 12 GHz



P-1dB at 8 GHz




P-1dB at 18 GHz


Typical distribution of Small Signal Gain and Output Power @P-1dB. Based on 1500 part sampled over several production lots

**AMMC-6420 Typical Performances ( $T_A = 25^\circ\text{C}$ ,  $V_d = 5.5\text{ V}$ ,  $I_D = 800\text{ mA}$ ,  $Z_{in} = Z_{out} = 50\ \Omega$ )**


NOTE: These measurements are in a  $50\ \Omega$  test environment. Aspects of the amplifier performance may be improved over a more narrow bandwidth by application of additional conjugate, linearity, or power matching.




**Figure 1. Typical Gain and Reverse Isolation**




**Figure 2. Typical Return Loss (Input and Output)**




**Figure 3. Typical Output Power (@P-2) and PAE**




**Figure 4. Typical Noise Figure**




**Figure 5. Typical Output 3<sup>rd</sup> Order Intercept Pt.**




**Figure 6. Typical Output Power, PAE, and Total Drain Current versus Input Power at 18GHz**



**Figure 7. Typical S11 over temperature**



**Figure 8. Typical S22 over temperature**



**Figure 9. Typical Gain over temperature**




Figure 10. Typical P-2 over temperature

Typical Scattering Parameters [1], ( $T_A = 25^\circ\text{C}$ ,  $V_d = 5.5\text{ V}$ ,  $I_D = 800\text{ mA}$ ,  $Z_{in} = Z_{out} = 50\ \Omega$ )

Freq GHz	S11			S21			S12			S22		
	dB	Mag	Phase	dB	Mag	Phase	dB	Mag	Phase	dB	Mag	Phase
1	-0.85	0.91	-69.53	-16.32	0.15	175.58	-51.70	2.60E-03	-95.53	-0.74	0.92	-61.37
2	-1.28	0.86	-114.70	1.47	1.18	49.05	-46.75	4.60E-03	-125.88	-2.93	0.71	-110.65
3	-2.06	0.79	-141.33	-25.02	0.06	-63.29	-57.72	1.30E-03	-130.77	-0.59	0.93	-134.98
4	-2.91	0.72	-156.19	-0.83	0.91	159.65	-57.72	1.30E-03	64.56	-1.18	0.87	-171.79
5	-3.20	0.69	-162.66	16.56	6.73	57.13	-57.72	1.30E-03	110.37	-4.56	0.59	151.19
6	-2.91	0.72	-170.79	23.65	15.22	-63.61	-54.90	1.80E-03	56.43	-12.67	0.23	-160.02
7	-2.73	0.73	-178.53	23.09	14.27	-160.60	-57.72	1.30E-03	-35.93	-6.90	0.45	-173.75
8	-2.46	0.75	172.56	20.74	10.89	128.10	-57.08	1.40E-03	-78.75	-7.10	0.44	-179.00
9	-2.22	0.77	162.29	18.44	8.36	74.59	-57.08	1.40E-03	-109.63	-5.99	0.50	175.99
10	-2.28	0.77	148.18	17.16	7.21	31.07	-54.90	1.80E-03	-136.34	-5.33	0.54	163.53
11	-2.76	0.73	131.48	17.00	7.08	-9.66	-53.56	2.10E-03	153.71	-5.56	0.53	149.41
12	-3.89	0.64	107.67	18.09	8.02	-52.96	-53.15	2.20E-03	151.00	-6.70	0.46	135.78
13	-6.19	0.49	66.21	19.92	9.91	-104.92	-50.17	3.10E-03	104.36	-9.09	0.35	126.82
14	-8.87	0.36	-17.97	21.27	11.57	-169.21	-47.54	4.20E-03	48.68	-11.27	0.27	138.43
15	-5.93	0.51	-100.42	20.85	11.03	119.60	-48.40	3.80E-03	-7.09	-9.02	0.35	143.80
16	-3.97	0.63	-145.89	19.42	9.35	52.62	-46.56	4.70E-03	-83.32	-7.32	0.43	126.32
17	-3.82	0.64	-177.46	18.11	8.05	-15.59	-47.96	4.00E-03	-127.39	-7.66	0.41	102.27
18	-5.51	0.53	151.43	17.25	7.29	-95.95	-50.46	3.00E-03	150.09	-9.92	0.32	88.21
19	-12.43	0.24	103.81	13.56	4.77	158.78	-52.04	2.50E-03	140.32	-6.05	0.50	80.79
20	-8.88	0.36	-63.36	3.19	1.44	47.46	-46.20	4.90E-03	102.64	-3.22	0.69	31.22
21	-2.37	0.76	-118.45	-14.91	0.18	-35.35	-48.87	3.60E-03	59.47	-2.57	0.74	-14.04
22	-0.99	0.89	-145.51	-37.99	0.01	20.47	-54.90	1.80E-03	2.36	-2.14	0.78	-48.95
23	-0.65	0.93	-161.21	-35.39	0.02	1.97	-54.43	1.90E-03	-23.94	-1.79	0.81	-76.03
24	-0.54	0.94	-171.73	-44.58	0.01	-16.33	-56.48	1.50E-03	38.32	-1.49	0.84	-97.03
25	-0.46	0.95	-179.38	-46.20	0.00	-33.78	-66.02	5.00E-04	46.67	-1.22	0.87	-113.22
26	-0.40	0.95	174.06	-56.48	0.00	-41.36	-60.00	1.00E-03	158.26	-1.08	0.88	-126.30

Note:

1. Data obtained from on-wafer measurements.

## Biasing and Operation

The recommended quiescent DC bias condition for optimum efficiency, performance, and reliability is  $V_d=5.5$  volts with  $V_g$  set for  $I_d=800$  mA. Minor improvements in performance are possible depending on the application. The drain bias voltage range is 3 to 5.5V. A single DC gate supply connected to  $V_g$  will bias all gain stages. Muting can be accomplished by setting  $V_g$  to the pinch-off voltage  $V_p$  (-1.0V).

An optional output power detector network is also provided. The differential voltage between the Det-Ref and Det-Out pads can be correlated with the RF power emerging from the RF output port. The detected voltage is given by :

$$V = (V_{ref} - V_{det}) - V_{ofs}$$

where  $V_{ref}$  is the voltage at the  $DET\_R$  port,  $V_{det}$  is a voltage at the  $DET\_O$  port, and  $V_{ofs}$  is the zero-input-power offset voltage. There are three methods to calculate :

1.  $V_{ofs}$  can be measured before each detector measurement (by removing or switching off the power source and measuring ). This method gives an error due to temperature drift of less than 0.01dB/50°C.
2.  $V_{ofs}$  can be measured at a single reference temperature. The drift error will be less than 0.25dB.
3.  $V_{ofs}$  can either be characterized over temperature and stored in a lookup table, or it can be measured at two temperatures and a linear fit used to calculate at any temperature. This method gives an error close to the method #1.

The RF ports are AC coupled at the RF input to the first stage and the RF output of the final stage. No ground wires are needed since ground connections are made with plated through-holes to the backside of the device.

## Assembly Techniques

The backside of the MMIC chip is RF ground. For microstrip applications the chip should be attached directly to the ground plane (e.g. circuit carrier or heatsink) using electrically conductive epoxy [1]

For best performance, the topside of the MMIC should be brought up to the same height as the circuit surrounding it. This can be accomplished by mounting a gold plate metal shim (same length and width as the MMIC) under the chip which is of correct thickness to make the chip and adjacent circuit the same height. The amount of epoxy used for the chip and/or shim attachment should be just enough to provide a thin fillet around the bottom perimeter of the chip or shim. The ground plain should be free of any residue that may jeopardize electrical or mechanical attachment.

The location of the RF bond pads is shown in Figure 12. Note that all the RF input and output ports are in a Ground-Signal-Ground configuration.

RF connections should be kept as short as reasonable to minimize performance degradation due to undesirable series inductance. A single bond wire is normally sufficient for signal connections, however double bonding with 0.7 mil gold wire or use of gold mesh [2] is recommended for best performance, especially near the high end of the frequency band.

Thermosonic wedge bonding is preferred method for wire attachment to the bond pads. Gold mesh can be attached using a 2 mil round tracking tool and a tool force of approximately 22 grams and a ultrasonic power of roughly 55 dB for a duration of 76 +/- 8 mS. The guided wedge at an ultrasonic power level of 64 dB can be used for 0.7 mil wire. The recommended wire bond stage temperature is 150 +/- 2C.

Caution should be taken to not exceed the Absolute Maximum Rating for assembly temperature and time.

The chip is 100um thick and should be handled with care. This MMIC has exposed air bridges on the top surface and should be handled by the edges or with a custom collet (do not pick up the die with a vacuum on die center).

This MMIC is also static sensitive and ESD precautions should be taken.

Notes:

[1] Ablebond 84-1 LM1 silver epoxy is recommended.

[2] Buckbee-Mears Corporation, St. Paul, MN, 800-262-3824




Figure 11. AMMC-6420 Schematic




Figure 12. AMMC-6420 Bonding pad locations




Figure 13. AMMC-6420 Assembly diagram




Figure 14. AMMC-6420 Typical Detector Voltage and Output Power, Freq=12GHz

**Ordering Information:**

AMMC-6420-W10 = 10 devices per tray

AMMC-6420-W50 = 50 devices per tray

For product information and a complete list of distributors, please go to our web site: [www.avagotech.com](http://www.avagotech.com)

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Pte. in the United States and other countries.  
Data subject to change. Copyright © 2006 Avago Technologies Pte. All rights reserved.  
5989-3938EN - April 12, 2006

