

HT49R70A-1/HT49C70-1/HT49C70L LCD Type 8-Bit MCU

Technical Document

- Tools Information
- FAQs
- Application Note
 - HA0017E Controlling the Read/Write Function of the HT24 Series EEPROM Using the HT49 Series MCUs
 - HA0024E Using the RTC in the HT49 MCU Series
 - HA0025E Using the Time Base in the HT49 MCU Series
 - HA0026E Using the I/O Ports on the HT49 MCU Series
 - HA0027E Using the Timer/Event Counter in the HT49 MCU Series
 - HA0075E MCU Reset and Oscillator Circuits Application Note

Features

· Operating voltage:

 $f_{SYS}=4MHz; 2.2V\sim5.5V for HT49R70A-1/HT49C70-1 \\ f_{SYS}=8MHz; 3.3V\sim5.5V for HT49R70A-1/HT49C70-1 \\ f_{SYS}=500kHz; 1.2V\sim2.2V for HT49C70L$

- 8 input lines
- 16 bidirectional I/O lines
- Two external interrupt input
- One 8-bit and one 16-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 41×2, 41×3 or 40×4 segments
- 8K×16 program memory
- 224×8 data memory RAM
- Real Time Clock (RTC)
- · 8-bit prescaler for RTC
- Watchdog Timer

- Buzzer output
- · On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 16-level subroutine nesting
- Bit manipulation instruction
- · 16-bit table read instruction
- Up to 0.5µs instruction cycle with 8MHz system clock for HT49R70A-1/HT49C70-1
- Up to 8μs instruction cycle with 500kHz system clock for HT49C70L
- · 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- Low voltage reset/detector functions for HT49R70A-1/HT49C70-1
- 64-pin LQFP and 100-pin QFP packages


General Description

The HT49R70A-1/HT49C70-1/HT49C70L are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for a wide range of LCD applications. The mask version HT49C70-1 and HT49C70L are fully pin and functionally compatible with the OTP version HT49R70A-1 device. The HT49C70L is a low voltage version, with the ability to operate at a minimum power supply of 1.2V, making it suitable for single cell battery applications.

The advantages of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, HALT and wake-up functions and buzzer driver in addition to a flexible and configurable LCD interface, enhance the versatility of these devices to control a wide range of LCD-based application possibilities such as measuring scales, electronic multimeters, gas meters, timers, calculators, remote controllers and many other LCD-based industrial and home appliance applications.




Block Diagram



Rev. 2.20 2 December 16, 2009



Pin Assignment



Rev. 2.20 3 December 16, 2009

Pad Description

| Pad Name | I/O | Options | Description |
|---|-----|--|--|
| PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7 | I/O | Wake-up Pull-high or None CMOS or NMOS | PA0~PA7 constitute an 8-bit bidirectional input/output port with Schmitt trigger input capability. Each pin on port can be configured as wake-up input by options. PA0~PA3 can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. PA4~PA7 are always pull-high NMOS input/output. Of the eight bits, PA0~PA1 can be set as I/O pins or buzzer outputs by options. PA3 can be set as an I/O pin or as a PFD output also by options. |
| PB0/INT0 PB1/INT1 PB2/TMR0 PB3/TMR1 PB4~PB7 | I | _ | PB0~PB7 constitute an 8-bit Schmitt trigger input port. Each pin on port are with pull-high resistor. Of the eight bits, PB0 and PB1 can be set as input pins or as external interrupt control pins (INT0) and (INT1) respectively, by software application. PB2 and PB3 can be set as an input pin or as a timer/event counter input pin TMR0 and TMR1 also by software application. |
| PC0~PC7 | I/O | Pull-high or None CMOS or NMOS | PC0~PC7 constitute an 8-bit bidirectional input/output port with Schmitt trigger input capability. On the port, such can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. |
| V2 | I | _ | Voltage pump for HT49R70A-1/HT49C70-1. LCD power supply for HT49C70L. |
| VLCD | Ι | _ | LCD power supply for HT49R70A-1/HT49C70-1. Voltage pump for HT49C70L. |
| V1, C1, C2 | ı | _ | Voltage pump |
| COM0~COM2 COM3/SEG40 | 0 | 1/2, 1/3 or 1/4 Duty | SEG40 can be set as a segment or as a common output driver for LCD panel by options. COM0~COM2 are outputs for LCD panel plate. |
| SEG0~SEG39 | 0 | _ | LCD driver outputs for LCD panel segments |
| OSC1 OSC2 | 0 – | Crystal or RC | OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be floating. |
| OSC3 OSC4 | 0 | RTC or System Clock | Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor |
| VDD | _ | _ | Positive power supply |
| VSS | | _ | Negative power supply, ground |
| RES | I | _ | Schmitt trigger reset input, active low |

Rev. 2.20 4 December 16, 2009





Absolute Maximum Ratings

HT49R70A-1/HT49C70-1

| Supply Voltage | V_{SS} -0.3V to V_{SS} +6.0V | Storage Temperature | 50°C to 125°C |
|-------------------------|----------------------------------|-----------------------|---------------|
| Input Voltage | V_{SS} -0.3V to V_{DD} +0.3V | Operating Temperature | 40°C to 85°C |
| I _{OL} Total | 150mA | I _{OH} Total | 100mA |
| Total Power Dissipation | 500mW | | |
| HT49C70L | | | |
| Supply Voltage | V_{SS} -0.3V to V_{SS} +2.5V | Storage Temperature | 50°C to 125°C |
| Input Voltage | V_{SS} -0.3V to V_{DD} +0.3V | Operating Temperature | 40°C to 85°C |
| I _{OL} Total | 50mA | I _{OH} Total | 30mA |
| Total Power Dissipation | 150mW | | |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

HT49R70A-1 and HT49C70-1

Ta=25°C

| | _ , | | Test Conditions | | _ | | |
|-------------------|--|-----------------|-------------------------------------|------|------|------|------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| \ / | 0 " 1/" | | LVR disable, f _{SYS} =4MHz | 2.2 | _ | 5.5 | V |
| V_{DD} | Operating Voltage | | f _{SYS} =8MHz | 3.3 | _ | 5.5 | V |
| V_{LCD} | LCD Power Supply (Note *) | _ | VA≤5.5V | 2.2 | _ | 5.5 | V |
| | Operating Current | 3V | No lood f =4MLl= | _ | 1 | 2 | mA |
| I _{DD1} | (Crystal OSC) | 5V | No load, f _{SYS} =4MHz | _ | 3 | 5 | mA |
| . Oper | Operating Current | 3V | No local Control ANGLE | _ | 1 | 2 | mA |
| (RC OSC) | | 5V | No load, f _{SYS} =4MHz | _ | 3 | 5 | mA |
| I _{DD3} | Operating Current (Crystal OSC, RC OSC) | 5V | No load, f _{SYS} =8MHz | _ | 4 | 8 | mA |
| | Operating Current | 3V | Marka d | _ | 0.3 | 0.6 | mA |
| I _{DD4} | (f _{SYS} =RTC OSC) | 5V | No load | _ | 0.6 | 1 | mA |
| | Standby Current | 3V | No load, system HALT, | _ | _ | 1 | μА |
| I _{STB1} | (*f _S =T1) | 5V | LCD Off at HALT | _ | _ | 2 | μА |
| | Standby Current | 3V | No load, system HALT, | _ | 2.5 | 5 | μА |
| I _{STB2} | (*f _S =RTC OSC) | 5V | LCD On at HALT, C type | _ | 10 | 20 | μА |
| | Standby Current | 3V | No load, system HALT | _ | 2 | 5 | μА |
| I _{STB3} | (*f _S =WDT RC OSC) | 5V | LCD On at HALT, C type | _ | 6 | 10 | μА |
| | Standby Current | 3V | No load, system HALT, | _ | 17 | 30 | μА |
| I _{STB4} | (*f _S =RTC OSC) | 5V | LCD On at HALT, R type, 1/2 bias | _ | 34 | 60 | μΑ |
| | Standby Current | 3V | V No load, system HALT, | | 13 | 25 | μА |
| I _{STB5} | (*f _S =RTC OSC) | 5V | LCD On at HALT, R type, 1/3 bias | _ | 26 | 50 | μА |

Rev. 2.20 5 December 16, 2009



| Councile and | Domester. | | Test Conditions | Min | Time | | I Imit |
|-------------------|---|-----------------|-------------------------------------|--------------------|------|--------------------|--------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| | Standby Current | 3V | No load, system HALT, | _ | 14 | 25 | μА |
| I _{STB6} | (*f _S =WDT RC OSC) | | LCD On at HALT, R type, 1/2 bias | _ | 28 | 50 | μА |
| 1 | Standby Current | 3V | No load, system HALT, | _ | 10 | 20 | μА |
| I _{STB7} | (*f _S =WDT RC OSC) | 5V | LCD On at HALT, R type, 1/3 bias | _ | 20 | 40 | μА |
| V _{IL1} | Input Low Voltage for I/O Ports, TMR and INT | _ | _ | 0 | _ | 0.3V _{DD} | V |
| V _{IH1} | Input High Voltage for I/O Ports, TMR and INT | _ | _ | 0.7V _{DD} | _ | V _{DD} | V |
| V _{IL2} | Input Low Voltage (RES) | _ | _ | 0 | _ | 0.4V _{DD} | V |
| V _{IH2} | Input High Voltage (RES) | _ | _ | 0.9V _{DD} | _ | V _{DD} | V |
| | I/O Dart Cials Commant | 3V | V _{OL} =0.1V _{DD} | 6 | 12 | _ | mA |
| I _{OL1} | I/O Port Sink Current | 5V | | 10 | 25 | _ | mA |
| I _{OH1} | I/O Port Source Current | 3V | V _{OH} =0.9V _{DD} | -2 | -4 | _ | mA |
| I OH1 | 1/O Port Source Current | 5V | VOH-0.9 V DD | -5 | -8 | _ | mA |
| I _{OL2} | LCD Common and Segment | 3V | V _{OL} =0.1V _{DD} | 210 | 420 | _ | μА |
| IOL2 | Current | 5V | VOL-0.1VDD | 350 | 700 | _ | μΑ |
| 1 | LCD Common and Segment | 3V | V _{OH} =0.9V _{DD} | -80 | -160 | _ | μΑ |
| I _{OH2} | Current | 5V | VOH-0.9VDD | -180 | -360 | _ | μА |
| В | Dull binb Desistance | 3V | | 20 | 60 | 100 | kΩ |
| R _{PH} | Pull-high Resistance | 5V | | 10 | 30 | 50 | kΩ |
| V _{LVR} | Low Voltage Reset Voltage | _ | _ | 2.7 | 3.2 | 3.6 | V |
| V _{LVD} | Low Voltage Detector Voltage | _ | _ | 3.0 | 3.3 | 3.6 | V |

Note: "*" for the value of VA refer to the LCD driver section.

Rev. 2.20 6 December 16, 2009

 $^{^{\}prime\prime\ast}f_S{}^{\prime\prime}$ please refer to the WDT clock option



HT49C70L

| Councile and | Downwood on | | Test Conditions | Min | T | | I Imit |
|-------------------|--|-----------------|---|--------------------|------|--------------------|--------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| V _{DD} | Operating Voltage | _ | _ | 1.2 | _ | 2.2 | V |
| I _{DD1} | Operating Current (Crystal OSC) | 1.5V | No load, f _{SYS} =455kHz | _ | 60 | 100 | μА |
| I _{DD2} | Operating Current (RC OSC) | 1.5V | No load, f _{SYS} =400kHz | _ | 50 | 100 | μА |
| I _{DD4} | Operating Current (f _{SYS} =RTC OSC) | 1.5V | No load | _ | 2.5 | 5 | μА |
| I _{STB1} | Standby Current (*f _S =T1) | 1.5V | No load, system HALT, LCD Off at HALT | _ | 0.1 | 0.5 | μА |
| I _{STB2} | Standby Current (*f _S =RTC OSC) | 1.5V | No load, system HALT, LCD On at HALT, C type | _ | 1 | 2 | μА |
| I _{STB3} | Standby Current (*f _S =WDT RC OSC) | 1.5V | No load, system HALT LCD On at HALT, C type | _ | 0.5 | 1 | μА |
| V _{IL1} | Input Low Voltage for I/O Ports, TMR and INT | _ | _ | 0 | _ | 0.3V _{DD} | V |
| V _{IH1} | Input High Voltage for I/O Ports, TMR and INT | _ | _ | 0.8V _{DD} | _ | V _{DD} | V |
| V _{IL2} | Input Low Voltage (RES) | _ | _ | 0 | _ | 0.4V _{DD} | V |
| V _{IH2} | Input High Voltage (RES) | _ | _ | 0.9V _{DD} | _ | V _{DD} | V |
| I _{OL1} | I/O Port Sink Current | 1.5V | V _{OL} =0.1V _{DD} | 0.4 | 0.8 | _ | mA |
| I _{OH1} | I/O Port Source Current | 1.5V | V _{OH} =0.9V _{DD} | -0.3 | -0.6 | _ | mA |
| R _{PH} | Pull-high Resistance | 1.5V | _ | 75 | 150 | 300 | kΩ |
| V_{LVR} | Low Voltage Reset Voltage | | _ | 2.7 | 3.2 | 3.6 | V |
| V _{LVD} | Low Voltage Detector Voltage | | _ | 3.0 | 3.3 | 3.6 | V |

Note: $^{\prime\prime\star\prime\prime}$ for the value of VA refer to the LCD driver section.

 $^{^{\}prime\prime\star}f_S{}^{\prime\prime}$ please refer to the WDT clock option



A.C. Characteristics

HT49R70A-1 and HT49C70-1

Ta=25°C

| | _ , | | Test Conditions | | _ | | |
|---------------------|---------------------------------------|----------|-------------------|------|-------|------|-------------------|
| Symbol | Parameter | V_{DD} | Conditions | Min. | Тур. | Max. | Unit |
| £ | System Clock | _ | 2.2V~5.5V | 400 | _ | 4000 | kHz |
| f _{SYS1} | (Crystal OSC) | _ | 3.3V~5.5V | 400 | _ | 8000 | kHz |
| f | System Clock | _ | 2.2V~5.5V | 400 | _ | 4000 | kHz |
| f _{SYS2} | (RC OSC) | _ | 3.3V~5.5V | 400 | _ | 8000 | kHz |
| f _{SYS3} | System Clock (32768Hz Crystal OSC) | _ | _ | _ | 32768 | _ | Hz |
| f _{RTCOSC} | RTC Frequency | _ | _ | _ | 32768 | _ | Hz |
| f | Time and I/D Francisco | | 2.2V~5.5V | 0 | _ | 4000 | kHz |
| f _{TIMER} | Timer I/P Frequency | _ | 3.3V~5.5V | 0 | _ | 8000 | kHz |
| | Watehala o Oasillatan Basis d | 3V | | 45 | 90 | 180 | μS |
| twdtosc | Watchdog Oscillator Period | 5V | | 32 | 65 | 130 | μS |
| t _{RES} | External Reset Low Pulse Width | | _ | 1 | _ | _ | μS |
| t _{SST} | System Start-up Timer Period | | Wake-up from HALT | _ | 1024 | _ | *t _{SYS} |
| t _{LVR} | Low Voltage Width to Reset | _ | _ | 0.5 | 1 | 2 | ms |
| t _{INT} | Interrupt Pulse Width | _ | _ | 1 | _ | _ | μS |

Note: $t_{SYS} = 1/f_{SYS1}$, $1/f_{SYS2}$ or $1/f_{SYS3}$

HT49C70L Ta=25°C

| Committee of | Downwoodow | | Test Conditions | Min | T | | Unit | |
|---------------------|---------------------------------------|----------|-------------------|------|-------|------|-------------------|--|
| Symbol | Parameter | V_{DD} | Conditions | Min. | Тур. | Max. | Oilit | |
| f _{SYS1} | System Clock (Crystal OSC) | _ | 1.2V~2.2V | 400 | _ | 500 | kHz | |
| f _{SYS2} | System Clock (RC OSC) | _ | 1.2V~2.2V | 400 | _ | 500 | kHz | |
| f _{SYS3} | System Clock (32768Hz Crystal OSC) | _ | _ | _ | 32768 | _ | Hz | |
| f _{RTCOSC} | RTC Frequency | _ | _ | _ | 32768 | _ | Hz | |
| f _{TIMER} | Timer I/P Frequency | _ | 1.2V~2.2V | 0 | _ | 500 | kHz | |
| t _{WDTOSC} | Watchdog Oscillator Period | 1.5V | _ | 35 | 70 | 140 | μS | |
| t _{RES} | External Reset Low Pulse Width | _ | _ | 10 | _ | _ | μS | |
| t _{SST} | System Start-up Timer Period | _ | Wake-up from HALT | _ | 1024 | _ | *t _{SYS} | |
| t _{LVR} | Low Voltage Width to Reset | _ | _ | 0.5 | 1 | 2 | ms | |
| t _{INT} | Interrupt Pulse Width | _ | _ | 10 | _ | _ | μS | |

Note: $t_{SYS} = 1/f_{SYS1}$, $1/f_{SYS2}$ or $1/f_{SYS3}$

Rev. 2.20 8 December 16, 2009



Functional Description

Execution Flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme makes it possible for each instruction to be effectively executed in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.

Program Counter - PC


The program counter (PC) is 13 bits wide and it controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 8192 addresses.

After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by 1. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed to the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.



Execution Flow

| Mada | Program Counter | | | | | | | | | | | | |
|--------------------------------|-----------------|-----|-----|----|----|--------|-------|--------|----|----|----|----|----|
| Mode | *12 | *11 | *10 | *9 | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |
| Initial Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| External Interrupt 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| External Interrupt 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Timer/Event Counter 0 overflow | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| Timer/Event Counter 1 overflow | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| Time Base Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| RTC Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| Skip | | | | | F | rograr | n Cou | nter + | 2 | | | | |
| Loading PCL | *12 | *11 | *10 | *9 | *8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |
| Jump, Call Branch | #12 | #11 | #10 | #9 | #8 | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 |
| Return From Subroutine | S12 | S11 | S10 | S9 | S8 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |

Program Counter

Note: *12~*0: Program counter bits S12~S0: Stack register bits

#12~#0: Instruction code bits @7~@0: PCL bits

Rev. 2.20 9 December 16, 2009

When a control transfer takes place, an additional dummy cycle is required.

Program Memory - ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits which are addressed by the program counter and table pointer.

Certain locations in the ROM are reserved for special usage:

Location 000H Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location.

• Location 004H

Location 004H is reserved for the external interrupt service program. If the $\overline{\text{INT0}}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.

· Location 008H

Location 008H is reserved for the external interrupt service program also. If the INT1 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.

Location 00CH

Location 00CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H


Location 010H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

Location 018H

Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.



Note: n ranges from 0 to 1F

Program Memory

Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH. The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

Stack Register - STACK

The stack register is a special part of the memory used to save the contents of the program counter. The stack is organized into 16 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At the start of a subroutine call or an interrupt acknowledgment, the contents of the program counter is pushed

| Instruction(s) | | | | | | Table | Location | on | | | | | |
|----------------|-----|-----|-----|----|----|-------|----------|----|----|----|----|----|----|
| | *12 | *11 | *10 | *9 | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |
| TABRDC [m] | P12 | P11 | P10 | P9 | P8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |
| TABRDL [m] | 1 | 1 | 1 | 1 | 1 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |

Table Location

Note: *12~*0: Table location bits @7~@0: Table pointer bits

P12~P8: Current program counter bits

Rev. 2.20 10 December 16, 2009



onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the program counter is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent 16 return addresses are stored).

Data Memory - RAM

The data memory (RAM) is designed with 245×8 bits, and is divided into two functional groups, namely; special function registers and general purpose data memory, most of which are readable/writeable, although some are read only.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0;0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter 1 (TMR1H:0FH;TMR1L;10H), a Timer/Event Counter 1 control register (TMR1C;11H), I/O registers (PA;12H, PB;14H, PC;16H), and Interrupt control register 1 (INTC1;1EH). On the other hand, the general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction

The areas in the RAM can directly handle arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, Each pin in the RAM can be set and reset by "SET [m].i" and "CLR [m].i" They are also indirectly accessible through the Memory pointer register 0 (MP0;01H) or the Memory pointer register 1 (MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

| | 1 " (AII : D : 1 0 | N |
|-----|--------------------------------|-----------------------------|
| 00H | Indirect Addressing Register 0 | |
| 01H | MP0 | |
| 02H | Indirect Addressing Register 1 | |
| 03H | MP1 | |
| 04H | BP | |
| 05H | ACC | |
| 06H | PCL | |
| 07H | TBLP | |
| 08H | TBLH | |
| 09H | RTCC | |
| 0AH | STATUS | |
| 0BH | INTC0 | |
| 0CH | | |
| 0DH | TMR0 | |
| 0EH | TMR0C | |
| 0FH | TMR1H | Special Purpose Data Memory |
| 10H | TMR1L | Data Memory |
| 11H | TMR1C | |
| 12H | PA | |
| 13H | | |
| 14H | РВ | |
| 15H | | |
| 16H | PC | |
| 17H | | |
| 18H | | |
| 19H | | |
| 1AH | | |
| 1BH | | |
| 1CH | | |
| 1DH | | |
| 1EH | INTC1 | |
| 1FH | | |
| 20H | | |
| | General Purpose | |
| | Data Memroy | l 🗖 |
| | (224 Bytes) | : Unused. Read as "0" |
| FFH | | Read as 0 |
| | RAM Mapping | |

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator - ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Rev. 2.20 11 December 16, 2009



Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register - STATUS

The status register (0AH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The device provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the program counter onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the program counter is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{\text{INT0}}$ or $\overline{\text{INT1}},$ and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other interrupts.

| Bit No. | Label | Function |
|---------|-------|---|
| 0 | С | C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction. |
| 1 | AC | AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared. |
| 2 | Z | Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared. |
| 3 | OV | OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared. |
| 4 | PDF | PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction. |
| 5 | ТО | TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out. |
| 6, 7 | | Unused bit, read as "0" |

Status (0AH) Register

Rev. 2.20 12 December 16, 2009



The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F;bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable further interrupts. The Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF;bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related in-

terrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

| Interrupt Source | Priority | Vector |
|--------------------------------|----------|--------|
| External interrupt 0 | 1 | 04H |
| External interrupt 1 | 2 | 08H |
| Timer/Event Counter 0 overflow | 3 | 0CH |
| Timer/Event Counter 1 overflow | 4 | 10H |
| Time base interrupt | 5 | 14H |
| Real time clock interrupt | 6 | 18H |

The Timer/Event Counter 0 interrupt request flag, T0F, external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter 0 interrupt bit (ET0I), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/Event Counter 1 interrupt request flag (T1F), enable real time

| Bit No. | Label | Function | | |
|---------|-------|--|--|--|
| 0 | EMI | Controls the master (global) interrupt (1=enabled; 0=disabled) | | |
| 1 | EEI0 | Controls the external interrupt 0 (1=enabled; 0=disabled) | | |
| 2 | EEI1 | Controls the external interrupt 1 (1=enabled; 0=disabled) | | |
| 3 | ET0I | ntrols the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled) | | |
| 4 | EIF0 | External interrupt 0 request flag (1=active; 0=inactive) | | |
| 5 | EIF1 | External interrupt 1 request flag (1=active; 0=inactive) | | |
| 6 | T0F | Internal Timer/Event Counter 0 request flag (1=active; 0=inactive) | | |
| 7 | _ | Unused bit, read as "0" | | |

INTC0 (0BH) Register

| Bit No. | Label | Function | | |
|---------|-------|--|--|--|
| 0 | ET1I | Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled) | | |
| 1 | ETBI | Controls the time base interrupt (1=enabled; 0:disabled) | | |
| 2 | ERTI | Controls the real time clock interrupt (1=enabled; 0:disabled) | | |
| 3 | _ | Unused bit, read as "0" | | |
| 4 | T1F | Internal Timer/Event Counter 1 request flag (1=active; 0=inactive) | | |
| 5 | TBF | Time base request flag (1=active; 0=inactive) | | |
| 6 | RTF | Real time clock request flag (1=active; 0=inactive) | | |
| 7 | _ | Unused bit, read as "0" | | |

INTC1 (1EH) Register

Rev. 2.20 13 December 16, 2009



clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. During that period, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. Three types of system clocks can be selected while various clock source options for the Watchdog Timer are provided for maximum flexibility. All oscillator options are selected through the configuration options.

The three methods of generating the system clock are:


- · External crystal/resonator oscillator
- · External RC oscillator
- · External RTC Oscillator

One of these two methods must be selected using the configuration options.

More information regarding the oscillator is located in Application Note HA0075E on the Holtek website.

• External Crystal/Resonator Oscillator

The simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, and will normally not require external capacitors. However, for some crystals and most resonator types, to ensure oscillation and accurate frequency generation, it may be necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consulta-



Note: 1. Rp is normally not required. 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF

Crystal/Resonator Oscillator

tion with the crystal or resonator manufacturer's specification. The external parallel feedback resistor, Rp, is normally not required but in some cases may be needed to assist with oscillation start up.

| Internal Ca, Cb, Rf Typical Values @ 5V, 25°C | | | | | |
|---|---------|-------|--|--|--|
| Ca Cb Rf | | | | | |
| 11~13pF | 13~15pF | 270kΩ | | | |

Oscillator Internal Component Values -HT49R70A-1/HT49C70-1

| Crystal Oscillator C1 and C2 Values | | | | | | |
|-------------------------------------|-----|-----|-----|--|--|--|
| Crystal Frequency C1 C2 CL | | | | | | |
| 8MHz | TBD | TBD | TBD | | | |
| 4MHz | TBD | TBD | TBD | | | |
| 1MHz | TBD | TBD | TBD | | | |

1. C1 and C2 values are for guidance only. 2. CL is the crystal manufacturer specified

load capacitor value.

Crystal Recommended Capacitor Values -HT49R70A-1/HT49C70-1

| Resonator C1 and C2 Values | | | | | |
|---|-----|-----|--|--|--|
| Resonator Frequency C1 C2 | | | | | |
| 3.58MHz | TBD | TBD | | | |
| 1MHz | TBD | TBD | | | |
| 455kHz | TBD | TBD | | | |
| Note: C1 and C2 values are for guidance only. | | | | | |

Resonator Recommended Capacitor Values -HT49R70A-1/HT49C70-1

| Resonator C1 and C2 Values | | | | |
|---|-----|-----|--|--|
| Resonator Frequency | C1 | C2 | | |
| 455kHz | TBD | TBD | | |
| Note: C1 and C2 values are for guidance only. | | | | |


Resonator Recommended Capacitor Values -HT49C70L

Rev. 2.20 December 16, 2009



· External RC Oscillator


Using the external system RC oscillator requires that a resistor, with a value between $24k\Omega$ and $1M\Omega$ for HT49R70A-1/HT47C70-1 and from $560k\Omega$ and $1M\Omega$ for HT49C70L, is connected between OSC1 and ground, and a capacitor is connected to VDD. The generated system clock divided by 4 will be provided on OSC2 as an output which can be used for external synchronization purposes. Note that as the OSC2 output is an NMOS open-drain type, a pull high resistor should be connected if it to be used to monitor the internal frequency. Although this is a cost effective oscillator configuration, the oscillation frequency can vary with VDD, temperature and process variations and is therefore not suitable for applications where timing is critical or where accurate oscillator frequencies are required. For the value of the external resistor Rosc refer to the Holtek website for typical RC Oscillator vs. Temperature and VDD characteristics graphics. Note that it is the only microcontroller internal circuitry together with the external resistor, that determine the frequency of the oscillator. The external capacitor shown on the diagram does not influence the frequency of oscillation.



RC Oscillator

External RTC Oscillator

When the microcontroller enters the Power Down Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep some internal functions such as timers operational even when the microcontroller is in the Power Down Mode. To do this, a 32768Hz oscillator, also known as the Real Time Clock or RTC oscillator, is provided. To implement this clock, the OSC3 and OSC4 pins should be connected to a 32768Hz crystal. However, for some crystals, to ensure oscillation and accurate frequency generation, it may be necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be



Note: 1. Rp is normally not required.
2. Although not shown OSC3/OSC4 pins have a parasitic

manufacturer's specification. The external parallel feedback resistor, Rp, is normally not required but in some cases may be needed to assist with oscillation start up. Using the slower 32768Hz oscillator as the system oscillator will of course use less power.

selected in consultation with the crystal or resonator

| Internal Ca, Cb, Rf Typical Values @ 5V, 25°C | | | | | | |
|---|-----|-----|--|--|--|--|
| Ca Cb Rf | | | | | | |
| TBD | TBD | TBD | | | | |

RTC Oscillator Internal Component Values

| RTC Oscillator C1 and C2 Values | | | | | |
|---------------------------------|-----|-----|-----|--|--|
| Crystal Frequency C1 C2 CL | | | | | |
| 32768Hz | TBD | TBD | TBD | | |

Note: 1. C1 and C2 values are for guidance only. 2. CL is the crystal manufacturer specified

load capacitor value.

32768 Hz Crystal Recommended Capacitor Values

When the system enters the Power Down Mode, the 32768Hz oscillator will keep running and if it is selected as the Timer and Watchdog Timer source clock, will also keep these functions operational.

During power up there is a time delay associated with the RTC oscillator, waiting for it to start up. The QOSC bit in the RTCC register, is provided to give a guick start-up function and can be used to minimise this delay. During a power up condition, this bit will be cleared to 0 which will initiate the RTC oscillator quick start-up function. However, as there is additional power consumption associated with this quick start-up function, to reduce power consumption after start up takes place, it is recommended that the application program should set the QOSC bit high about 2 seconds after power on. It should be noted that, no matter what condition the QOSC bit is set to, the RTC oscillator will always function normally, only there is more power consumption associated with the quick start-up function.

· Watchdog Timer Oscillator

The WDT oscillator is a fully self-contained free running on-chip RC oscillator with a typical period of 65µs at 5V requiring no external components. When the device enters the Power Down Mode, the system clock will stop running but the WDT oscillator continues to free-run and to keep the watchdog active. However, to preserve power in certain applications the WDT oscillator can be disabled via a configuration option.

External RTC Oscillator

Rev. 2.20 15 December 16, 2009



Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.

The WDT time-out period is $f_S/2^{15} \sim f_S/2^{16}$.

If the WDT clock source chooses the internal WDT oscillator, the time-out period may vary with temperature, VDD, and process variations. On the other hand, if the clock source selects the instruction clock and the "HALT" instruction is executed, WDT may stop counting and lose its protecting purpose, and the logic can only be restarted by an external logic.

When the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT can stop the system clock.

The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the program counter and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to RES), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options – "CLR


WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.


Multi-function Timer

These devices provide a multi-function timer for the WDT , time base and RTC but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8)$ for LCD driver circuits, and a selectable frequency signal (ranging from $f_{\rm S}/2^2$ to $f_{\rm S}/2^9)$ for the buzzer output by options. It is recommended to select a nearly 4kHz signal for the LCD driver circuits to have proper display.

Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $f_{\rm S}/2^{12}$ to $f_{\rm S}/2^{15}$ selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs. The time base time-out signal can also be applied as a clock source of the Timer/Event Counter 1 so as to get a longer time-out period.





Time Base

Rev. 2.20 16 December 16, 2009



Real Time Clock - RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $f_{\rm S}/2^8$ to $f_{\rm S}/2^{15}$ by software programming . Writing data to RT2, RT1 and RT0 (bit 2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18H occurs. The real time clock time-out signal also can be applied as a clock source of the Timer/Event Counter 0 in order to get a longer time-out period.

| RT2 | RT1 | RT0 | RTC Clock Divided Factor | | |
|-----|-----|-----|--------------------------|--|--|
| 0 | 0 | 0 | 28* | | |
| 0 | 0 | 1 | 2 ⁹ * | | |
| 0 | 1 | 0 | 2 ¹⁰ * | | |
| 0 | 1 | 1 | 2 ¹¹ * | | |
| 1 | 0 | 0 | 2 ¹² | | |
| 1 | 0 | 1 | 2 ¹³ | | |
| 1 | 1 | 0 | 2 ¹⁴ | | |
| 1 | 1 | 1 | 2 ¹⁵ | | |

Note: "*" not recommended to be used

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT or RTC oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).


The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each pin in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awakened using that interrupt.

If wake-up events occur, it takes 1024 $t_{\rm SYS}$ (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the Wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.



Rev. 2.20 17 December 16, 2009



Reset


There are three ways in which reset may occur.

- RES is reset during normal operation
- RES is reset during HALT
- · WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the program counter and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".

| то | PDF | RESET Conditions | | | |
|----|-----|--------------------------------------|--|--|--|
| 0 | 0 | RES reset during power-up | | | |
| u | u | RES reset during normal operation | | | |
| 0 | 1 | RES Wake-up HALT | | | |
| 1 | u | WDT time-out during normal operation | | | |
| 1 | 1 | WDT Wake-up HALT | | | |

Note: "u" stands for unchanged





Reset Circuit

Note: Most applications can use the Basic Reset Circuit as shown, however for applications with extensive noise, it is recommended to use the Hi-noise Reset Circuit.

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from a HALT state. Awaking from a HALT state, an SST delay is added.

An extra option load time delay is added during reset and power on.





Reset Configuration

The functional unit chip reset status is shown below.

| Program Counter | 000H |
|------------------------|--|
| Interrupt | Disabled |
| Prescaler, Divider | Cleared |
| WDT, RTC, Time Base | Cleared. After master reset, WDT starts counting |
| Timer/event Counter | Off |
| Input/output Ports | Input mode |
| Stack Pointer | Points to the top of the stack |

Timer/Event Counter

Two timer/event counters are implemented in the device. One of them contains an 8-bit programmable count-up counter, the other contains a 16-bit programmable count-up counter.

The Timer/Event Counter 0 clock source may come from the system clock or system clock/4 or RTC time-out signal or external source. System clock source or system clock/4 is selected by options.

The Timer/Event Counter 1 clock source may come from TMR0 overflow or system clock or time base time-out signal or system clock/4 or external source, and the three former clock source is selected by options. Using external clock input allows the user to count exter-

Rev. 2.20 18 December 16, 2009



The register states are summarized below:

| Register | Reset (Power On) | WDT Time-out (Norma Operation) | RES Reset (Normal Operation) | RES Reset (HALT) | WDT Time-out (HALT)* |
|-----------------|------------------|-----------------------------------|---------------------------------|---------------------|-------------------------|
| TMR0 | xxxx xxxx | xxxx xxxx | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| TMR0C | 0000 1 | 0000 1 | 0000 1 | 0000 1 | uuuu u |
| TMR1H | xxxx xxxx | xxxx xxxx | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| TMR1L | xxxx xxxx | xxxx xxxx | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| TMR1C | 0000 1 | 0000 1 | 0000 1 | 0000 1 | uuuu u |
| Program Counter | 0000H | 0000H | 0000H | 0000H | 0000H |
| MP0 | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| MP1 | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| BP | 0 | 0 | 0 | 0 | u |
| ACC | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| TBLP | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| TBLH | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| STATUS | 00 xxxx | 1u uuuu | uu uuuu | 01 uuuu | 11 uuuu |
| INTC0 | -000 0000 | -000 0000 | -000 0000 | -000 0000 | -uuu uuuu |
| INTC1 | -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| RTCC | 00 0111 | 00 0111 | 00 0111 | 00 0111 | uu uuuu |
| PA | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | uuuu uuuu |
| РВ | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| PC | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | uuuu uuuu |

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



nal events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.


There are two registers related to the Timer/Event Counter 0; TMR0 ([0DH]), TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 puts the starting value in the Timer/Event Counter 0 register and reading TMR0 takes the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options.

There are three registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8-bit) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TRM1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order


byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and an active edge.

The T0M0 and T0M1 (T1M0 and T1M1) bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.


In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFH (FFFFH). Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F: bit 6 of INTC0; T1F: bit 4 of INTC1).



Timer/Event Counter 0



Timer/Event Counter 1



PFD Source Option

Rev. 2.20 20 December 16, 2009



In the pulse width measurement mode with the values of the T0ON/T1ON and T0E/T1E bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the T0E/T1E bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the T0ON/T1ON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the T00N/T10N is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (T0ON: bit 4 of TMR0C; T1ON: bit 4 of TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON is automatically cleared after the measurement cycle is completed. But in the other two modes, the T00N/T10N can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. Only one PFD (PFD0 or PFD1) can be applied to PA3 by options. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables

| Bit No. | Label | Function |
|---------|--------------|---|
| 0~2 | _ | Unused bit, read as "0" |
| 3 | TOE | Defines the TMR0 active edge of the timer/event counter: In Event Counter Mode (T0M1,T0M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M1,T0M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge |
| 4 | T0ON | Enable/disable timer counting (0=disabled; 1=enabled) |
| 5 | T0S | 2 to 1 multiplexer control inputs which selects the timer/event counter clock source (0=RTC outputs; 1= system clock or system clock/4) |
| 6 7 | T0M0 T0M1 | Defines the operating mode (T0M1, T0M0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused |

TMR0C (0EH) Register

| Bit No. | Label | Function |
|---------|--------------|---|
| 0~2 | | Unused bit, read as "0" |
| 3 | T1E | Defines the TMR1 active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge |
| 4 | T10N | Enable/disable timer counting (0= disabled; 1= enabled) |
| 5 | T1S | 2 to 1 multiplexer control inputs to select the timer/event counter clock source (0= option clock source; 1= system clock/4) |
| 6 7 | T1M0 T1M1 | Defines the operating mode (T1M1, T1M0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused |

TMR1C (11H) Register

Rev. 2.20 21 December 16, 2009



the related interrupt service. When the PFD function is selected, executing "CLR [PA].3" instruction to enable PFD output and executing "SET [PA].3" instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer.

It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR1 is unknown.

Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally. An example is given, using one 8-bit and one 16-bit width Timer (timer 0; timer 1) cascaded into 24-bit width.

START:

mov a, 09h ; Set ET0I & EMI bits to intc0, a ; enable timer 0 and mov ; global interrupt mov a, 01h ; Set ET1I bit to enable mov intc1, a ; timer 1 interrupt mov a, 80h ; Set operating mode as mov tmr1c, a ; timer mode and select mask : option clock source mov a, 0a0h ; Set operating mode as timer mov tmr0c, a : mode and select system : clock/4 set tmr1c.4; Enable then disable timer 1 tmr1c.4 ; for the first time mov a, 00h ; Load a desired value into mov tmr0, a ; the TMR0/TMR1 register mov a. 00h mov tmr1l, a : mov tmr1h, a; set tmr0c.4 ; Normal operating set tmr1c.4; **FND**

Input/Output Ports

There are two 8-bit bidirectional input/output ports, PA and PC and one 8-bit input port PB. PA, PB and PC are mapped to [12H], [14H] and [16H] of the RAM, respectively. PA0~PA3 can be configured as CMOS (output) or NMOS (input/output) with or without pull-high resistor by options. PA4~PA7 are always pull-high and NMOS (input/output). If NMOS (input) is chosen, Each pin on the port (PA0~PA7) can be configured as a wake-up input. PB can only be used for input operation. PC can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. All the ports for the input operation (PA, PB and PC), are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction "MOV A, [m]" (m=12H, 14H or 16H). For PA, PC output operation, all data are latched and remain unchanged until the output latch is rewritten.

When the PA and PC structures are open drain NMOS type, it should be noted that, before reading data from the pads, a "1" should be written to the related bits to disable the NMOS device. That is, executing first the instruction "SET [m].i" (i=0~7 for PA) to disable related NMOS device, and then "MOV A, [m]" to get stable data. After chip reset, these input lines remain at the high level or are left floating (by options). Each pin of these output latches can be set or cleared by the "MOV [m], A" (m=12H or 16H) instruction.


Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator. When a PA or PC line is used as an I/O line, the related PA or PC line options should be configured as NMOS with or without pull-high resistor. Once a PA or PC line is selected as a CMOS output, the I/O function cannot be used.

The input state of a PA or PC line is read from the related PA or PC pad. When the PA or PC is configured as NMOS with or without pull-high resistor, one should be careful when applying a read-modify-write instruction to PA or PC. Since the read-modify-write will read the entire port state (pads state) first, execute the specified instruction and then write the result to the port data register. When the read operation is executed, a fault pad state (caused by the load effect or floating state) may be read. Errors will then occur.

There are three function pins that share with the PA port: PA0/BZ, $PA1/\overline{BZ}$ and PA3/PFD.

Rev. 2.20 22 December 16, 2009





PA, PC Input/Output Ports

PB input Port

The BZ and \overline{BZ} are buzzer driving output pair and the PFD is a programmable frequency divider output. If the user wants to use the BZ/ \overline{BZ} or PFD function, the related PA port should be set as a CMOS output. The buzzer output signals are controlled by PA0 and PA1 data registers as defined in the following table.

| PA1 Data Register | PA0 Data Register | PA0/PA1 Pad State | |
|----------------------|----------------------|-------------------|--|
| 0 | 0 | PA0=BZ, PA1=BZ | |
| 1 | 0 | PA0=BZ, PA1=0 | |
| Х | 1 | PA0=0, PA1=0 | |

Note: "X" stands for unused

The PFD output signal function is controlled by the PA3 data register and the timer/event counter state. The PFD output signal frequency is also dependent on the timer/event counter overflow period. The definitions of PFD control signal and PFD output frequency are listed in the following table.

| Timer | Timer Preload Value | PA3 Data Register | PA3 Pad State | PFD Frequency |
|-------|---------------------------|----------------------|------------------|-----------------------------------|
| OFF | X | 0 | U | Х |
| OFF | X | 1 | 0 | Х |
| ON | N | 0 | PFD | f _{INT} / [2×(256–N)] |
| ON | Ν | 1 | 0 | Х |

Note: "X" stands for unused

"U" stands for unknown


"256" is for TMR0. If TMR1 is used to generate

PFD, the number should be "65536".

LCD Display Memory

The device provides an area of embedded data memory for LCD display. This area is located from 40H to 68H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "01H", any data written into 40H~68H will affect the LCD display. When the BP is cleared to "00H", any data written into 40H~68H is meant to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1.

When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.



Display Memory

Rev. 2.20 23 December 16, 2009



LCD Driver Output


The output number of the LCD driver device can be 41×2 , 41×3 or 40×4 by option (i.e., 1/2 duty, 1/3 duty or 1/4 duty). The bias type LCD driver can be "R" type or "C" type for HT49R70A-1/HT49C70-1 while the bias type LCD driver can only be "C" type for HT49C70L. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The LCD driver bias voltage for HT49R70A-1/HT49C70-1 can be 1/2 bias or 1/3 bias by option, while the LCD driver bias voltage for HT49C70L can only be 1/2 bias. If 1/2 bias is selected, a capacitor mounted between V2 pin and ground is required. If 1/3 bias is selected, two capacitors are needed for V1 and V2 pins.

LCD bias power supply selection for HT49R70A-1/ HT49C70-1: There are two types of selections: 1/2 bias or 1/3 bias.

LCD bias type selection for HT49R70A-1/HT49C70-1: This option is to determine what kind of bias is selected, R type or C type.

Low Voltage Reset/Detector Functions

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the options of LVD is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled.




Note: "*" Omit the COM2 signal, if the 1/2 duty LCD is used. VA=VLCD, VB=1/2 VLCD for HT49R70A-1/HT49C70-1 VA=2V2, VB=V2, C type for HT49C70L

LCD Driver Output (1/3 Duty, 1/2 Bias, R/C Type)

Rev. 2.20 24 December 16, 2009





Note: 1/4 duty, 1/3 bias, C type: "VA" 3/2 VLCD, "VB" VLCD, "VC" 1/2 VLCD 1/4 duty, 1/3 bias, R type: "VA" VLCD, "VB" 2/3 VLCD, "VC" 1/3 VLCD 1/3 bias only for HT49R70A-1/HT49C70-1

LCD Driver Output

The LVR has the same effect or function with the external $\overline{\text{RES}}$ signal which performs chip reset. During HALT state, LVR is disabled.

The RTCC register definitions are listed in the table on the next page.

| Bit No. | Label | Read/Write | Reset | Function |
|---------|---------|------------|-------|---|
| 0~2 | RT0~RT2 | R/W | 111B | 8 to 1 multiplexer control inputs to select the real clock prescaler output |
| 3 | LVDC* | R/W | 0 | LVD enable/disable (1/0) |
| 4 | QOSC | R/W | 0 | 32768Hz OSC quick start-up oscillation 0/1: quickly/slowly start |
| 5 | LVDO* | R | 0 | LVD detection output (1/0) 1: low voltage detected |
| 6, 7 | _ | _ | | Unused bit, read as "0" |

Note: "*" For HT49R70A-1/HT49C70-1

RTCC (09H) Register

Rev. 2.20 25 December 16, 2009



Options

The following shows the options in the device. All these options should be defined in order to ensure proper functioning system.

Options

OSC type selection.

This option is to determine whether an RC or crystal or 32768Hz crystal oscillator is chosen as system clock.

WDT Clock source selection.

RTC and Time Base. There are three types of selections: system clock/4 or RTC OSC or WDT OSC.

WDT enable/disable selection.

WDT can be enabled or disabled by options.

CLR WDT times selection.

This option defines the method to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. "Two times" means that if both of the "CLR WDT1" and "CLR WDT2" have been executed, only then will the WDT be cleared.

Time Base time-out period selection.

The Time Base time-out period ranges from clock/2¹² to clock/2¹⁵ "Clock" means the clock source selected by options

Buzzer output frequency selection.

There are eight types of frequency signals for buzzer output: Clock/2²~Clock/2⁹. "Clock" means the clock source selected by options.

Wake-up selection.

This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge.

Pull-high selection.

This option is to decide whether the pull-high resistance is visible or not on the PA0~PA3 and PC. (PB and PA4~PA7 are always pull-high)

PA0~PA3 and PC0~PC7 CMOS or NMOS selection.

The structure of PA0~PA3 and PC0~PC7 can be selected as CMOS or NMOS individually. When the CMOS is selected, the related pins only can be used for output operations. When the NMOS is selected, the related pins can be used for input or output operations. (PA4~PA7 are always NMOS)

Clock source selection of Timer/Event Counter 0. There are two types of selections: system clock or system clock/4.

Clock source selection of Timer/Event Counter 1. There are three types of selections: TMR0 overflow, system clock or Time Base overflow.

I/O pins share with other function selections.

PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs.

PA3/PFD: PA3 can be set as I/O pins or PFD output.

LCD common selection.

There are three types of selections: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 common is selected, the segment output pin "SEG40" will be set as a common output.

LCD bias power supply selection

There are two types of selections: 1/2 bias or 1/3 bias for HT49R70A-1/HT49C70-1.

LCD bias type selection

This option is to determine what kind of bias is selected, R type or C type for HT49R70A-1/HT49C70-1.

LCD driver clock selection. There are seven types of frequency signals for the LCD driver circuits: $f_S/2^2 \sim f_S/2^8$. " f_S " stands for the clock source selection by options.

LCD ON/OFF at HALT selection

LVR selection.

LVR has enable or disable options

LVD selection.

LVD has enable or disable options

PFD selection


If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively.

Rev. 2.20 26 December 16, 2009



Application Circuits


For HT49R70A-1/HT49C70-1 Application Circuit



Rev. 2.20 27 December 16, 2009



For HT49C70L Application Circuit



Rev. 2.20 28 December 16, 2009



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5 µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and

subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Logical and Rotate Operations

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Rev. 2.20 29 December 16, 2009



Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

| Mnemonic | Description | Cycles | Flag Affected | | |
|-----------------------|---|-------------------|---------------|--|--|
| Arithmetic | | | | | |
| ADD A,[m] | Add Data Memory to ACC | 1 | Z, C, AC, OV | | |
| ADDM A,[m] | Add ACC to Data Memory | 1 ^{Note} | Z, C, AC, OV | | |
| ADD A,x | Add immediate data to ACC | 1 | Z, C, AC, OV | | |
| ADC A,[m] | Add Data Memory to ACC with Carry | 1 | Z, C, AC, OV | | |
| ADCM A,[m] | Add ACC to Data memory with Carry | 1 ^{Note} | Z, C, AC, OV | | |
| SUB A,x | Subtract immediate data from the ACC | 1 | Z, C, AC, OV | | |
| SUB A,[m] | Subtract Data Memory from ACC | 1 | Z, C, AC, OV | | |
| SUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory | 1 ^{Note} | Z, C, AC, OV | | |
| SBC A,[m] | Subtract Data Memory from ACC with Carry | 1 | Z, C, AC, OV | | |
| SBCM A,[m] | Subtract Data Memory from ACC with Carry, result in Data Memory | 1 ^{Note} | Z, C, AC, OV | | |
| DAA [m] | Decimal adjust ACC for Addition with result in Data Memory | 1 ^{Note} | С | | |
| Logic Operation | on | | | | |
| AND A,[m] | Logical AND Data Memory to ACC | 1 | Z | | |
| OR A,[m] | Logical OR Data Memory to ACC | 1 | Z | | |
| XOR A,[m] | Logical XOR Data Memory to ACC | 1 | Z | | |
| ANDM A,[m] | Logical AND ACC to Data Memory | 1 ^{Note} | Z | | |
| ORM A,[m] | Logical OR ACC to Data Memory | 1 ^{Note} | Z | | |
| XORM A,[m] | Logical XOR ACC to Data Memory | 1 ^{Note} | Z | | |
| AND A,x | Logical AND immediate Data to ACC | 1 | Z | | |
| OR A,x | Logical OR immediate Data to ACC | 1 | Z | | |
| XOR A,x | Logical XOR immediate Data to ACC | 1 | Z | | |
| CPL [m] | Complement Data Memory | 1 ^{Note} | Z | | |
| CPLA [m] | Complement Data Memory with result in ACC | 1 | Z | | |
| Increment & Decrement | | | | | |
| INCA [m] | Increment Data Memory with result in ACC | 1 | Z | | |
| INC [m] | Increment Data Memory | 1 ^{Note} | Z | | |
| DECA [m] | Decrement Data Memory with result in ACC | 1 | Z | | |
| DEC [m] | Decrement Data Memory | 1 ^{Note} | Z | | |

Rev. 2.20 30 December 16, 2009



| Mnemonic | Description | Cycles | Flag Affected | | |
|--------------------------------|--|----------------------------|----------------------------|--|--|
| Rotate | | | | | |
| RRA [m] | Rotate Data Memory right with result in ACC | 1 | None | | |
| RR [m] | Rotate Data Memory right | 1 ^{Note} | None | | |
| RRCA [m] | Rotate Data Memory right through Carry with result in ACC Rotate Data Memory right through Carry | 1 | C | | |
| RRC [m] | | 1 ^{Note} | C | | |
| RLA [m] | Rotate Data Memory left with result in ACC Rotate Data Memory left | 1 | None | | |
| RL [m] | | 1 ^{Note} | None | | |
| RLCA [m] | Rotate Data Memory left through Carry with result in ACC Rotate Data Memory left through Carry | 1 | C | | |
| RLC [m] | | 1 ^{Note} | C | | |
| Data Move | | | | | |
| MOV A,[m] | Move Data Memory to ACC Move ACC to Data Memory Move immediate data to ACC | 1 | None | | |
| MOV [m],A | | 1 ^{Note} | None | | |
| MOV A,x | | 1 | None | | |
| Bit Operation | | | | | |
| CLR [m].i | Clear bit of Data Memory | 1 Note | None | | |
| SET [m].i | Set bit of Data Memory | 1 Note | None | | |
| Branch | | | | | |
| JMP addr | Jump unconditionally Skip if Data Memory is zero Skip if Data Memory is zero with data movement to ACC | 2 | None | | |
| SZ [m] | | 1 ^{Note} | None | | |
| SZA [m] | | 1 ^{note} | None | | |
| SZ [m].i SNZ [m].i | Skip if bit i of Data Memory is zero Skip if bit i of Data Memory is not zero | 1 Note 1 Note 1 Note | None None | | |
| SIZ [m] SDZ [m] SIZA [m] | Skip if increment Data Memory is zero Skip if decrement Data Memory is zero Skip if increment Data Memory is zero with result in ACC | 1 Note 1 Note | None None None | | |
| SDZA [m] CALL addr | Skip if decrement Data Memory is zero with result in ACC Subroutine call | 1 ^{Note} | None None | | |
| RET | Return from subroutine Return from subroutine and load immediate data to ACC Return from interrupt | 2 | None | | |
| RET A,x | | 2 | None | | |
| RETI | | 2 | None | | |
| Table Read | | | l | | |
| TABRDC [m] | Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory | 2 ^{Note} | None | | |
| TABRDL [m] | | 2 ^{Note} | None | | |
| Miscellaneous | | | | | |
| NOP | No operation | 1 | None | | |
| CLR [m] | Clear Data Memory | 1 ^{Note} | None | | |
| SET [m] CLR WDT CLR WDT1 | Set Data Memory Clear Watchdog Timer Pre-clear Watchdog Timer | 1 ^{Note} 1 | None TO, PDF TO, PDF | | |
| CLR WDT2 | Pre-clear Watchdog Timer | 1 | TO, PDF | | |
| SWAP [m] | Swap nibbles of Data Memory | 1 ^{Note} | None | | |
| SWAPA [m] | Swap nibbles of Data Memory with result in ACC | 1 | None | | |
| HALT | Enter power down mode | | TO, PDF | | |

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.

Rev. 2.20 31 December 16, 2009



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added. The result is

stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \text{ACC + } [m] \\ \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \\ \end{array}$

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \ "AND" \ [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" x$

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND op-

eration. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then in-

crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc-

tion.

Operation Stack ← Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & [m].i \leftarrow 0 \\ \\ \text{Affected flag(s)} & \text{None} \end{array}$

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ PDF $\leftarrow 0$

Affected flag(s) TO, PDF

CLR WDT1 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CLR WDT2 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $\begin{aligned} &TO \leftarrow 0 \\ &PDF \leftarrow 0 \end{aligned}$

Affected flag(s) TO, PDF



CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow \overline{[m]}$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re-

sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is

greater than 100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H \text{ or}$

[m] \leftarrow ACC + 06H or [m] \leftarrow ACC + 60H or [m] \leftarrow ACC + 66H

Affected flag(s) C

DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the Accu-

mulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents

of the Data Memory and registers are retained. The WDT and prescaler are cleared. The

power down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

PDF ← 1

Affected flag(s) TO, PDF



INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu-

lator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$

Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

 $\label{eq:continuous} \mbox{Operation} \qquad \mbox{ [m]} \leftarrow \mbox{ACC}$ $\mbox{Affected flag(s)} \qquad \mbox{None}$

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation

Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper-

ation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z



OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper-

ation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the re-

stored address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the

specified immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $\mathsf{ACC} \leftarrow \mathsf{x}$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by set-

ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be-

fore returning to the main program.

Operation Program Counter ← Stack

 $\mathsf{EMI} \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0.

Operation [m].(i+1) \leftarrow [m].i; (i = 0~6)

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0. The rotated result is stored in the Accumulator and the contents of the Data Memory re-

main unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i = 0~6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None



RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i = 0~6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i = 0~6)

 $\begin{array}{c} ACC.0 \leftarrow C \\ C \leftarrow [m].7 \end{array}$

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into

bit 7.

Operation [m].i \leftarrow [m].(i+1); (i = 0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro-

tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data

Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i = 0~6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i = 0 \sim 6)

 $[m].7 \leftarrow C \\ C \leftarrow [m].0$

Affected flag(s) C

RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re-

places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i = 0~6)

 $\begin{array}{c} ACC.7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$

Affected flag(s) C



SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or

zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m] = 0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0, the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC = 0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\label{eq:continuous} \mbox{Operation} \qquad \mbox{ [m]} \leftarrow \mbox{FFH}$ $\mbox{Affected flag(s)} \qquad \mbox{None}$

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m].i \leftarrow 1 \\ \\ \text{Affected flag(s)} & & \text{None} \end{array}$



SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m] = 0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC = 0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m].i \neq 0

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \mathsf{ACC} - [m] \\ \\ \text{Affected flag(s)} & & \mathsf{OV, Z, AC, C} \end{array}$

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumu-

lator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will

be set to 1.

 $\label{eq:acc} \mbox{Operation} \qquad \qquad \mbox{ACC} \leftarrow \mbox{ACC} - \mbox{x}$ $\mbox{Affected flag(s)} \qquad \qquad \mbox{OV, Z, AC, C}$



SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As

this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruc-

tion.

Operation Skip if [m] = 0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is

zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m] = 0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i = 0

Affected flag(s) None

TABRDC [m] Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None



XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR op-

eration. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$


Affected flag(s) Z

Rev. 2.20 41 December 16, 2009



Package Information

64-pin LQFP (7mm×7mm) Outline Dimensions




| Complete | Dimensions in mm | | | | |
|----------|------------------|------|------------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| A | 8.90 | _ | 9.10 | | |
| В | 6.90 | _ | 7.10 | | |
| С | 8.90 | _ | 9.10 | | |
| D | 6.90 | _ | 7.10 | | |
| E | _ | 0.40 | _ | | |
| F | 0.13 | _ | 0.23 | | |
| G | 1.35 | _ | 1.45 | | |
| Н | _ | _ | 1.60 | | |
| I | 0.05 | _ | 0.15 | | |
| J | 0.45 | _ | 0.75 | | |
| K | 0.09 | _ | 0.20 | | |
| α | 0° | _ | 7 ° | | |

Rev. 2.20 42 December 16, 2009



100-pin QFP (14mm×20mm) Outline Dimensions



| Complete I | Dimensions in mm | | | | |
|------------|------------------|------|-------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| А | 18.50 | _ | 19.20 | | |
| В | 13.90 | _ | 14.10 | | |
| С | 24.50 | _ | 25.20 | | |
| D | 19.90 | _ | 20.10 | | |
| E | _ | 0.65 | _ | | |
| F | _ | 0.30 | _ | | |
| G | 2.50 | _ | 3.10 | | |
| Н | _ | _ | 3.40 | | |
| I | _ | 0.10 | _ | | |
| J | 1 | _ | 1.40 | | |
| K | 0.10 | _ | 0.20 | | |
| α | 0° | _ | 7° | | |

Rev. 2.20 43 December 16, 2009



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2009 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 2.20 December 16, 2009