Analog Multiplexers/ Demultiplexers with Injection Current Effect Control with LSTTL Compatible Inputs

Automotive Customized


This device is pin compatible to standard HC4051 and MC14051B analog mux/demux devices, but feature injection current effect control. This makes them especially suited for usage in automotive applications where voltages in excess of normal logic voltage are common.

The injection current effect control allows signals at disabled analog input channels to exceed the supply voltage range without affecting the signal of the enabled analog channel. This eliminates the need for external diode/ resistor networks typically used to keep the analog channel signals within the supply voltage range.

The devices utilize low power silicon gate CMOS technology. The Channel Select and Enable inputs are compatible with standard CMOS or LSTTL outputs.

Features


- Injection Current Cross-Coupling Less than 1mV/mA (See Figure 4)
- Pin Compatible to HC4051 and MC14051B Devices
- Power Supply Range (V_{CC} GND) = 2.0 to 6.0 V
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: 154 FETs or 36 Equivalent Gates
- These are Pb-Free Devices*




ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





FUNCTION TABLE - MC74HCT4851A




Figure 2. MC74HCT4851A 16-Lead Pinout (Top View)

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|-------------------------------|------|
| V _{CC} | Positive DC Supply Voltage (Referenced to GND) | -0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage (Any Pin) (Referenced to GND) | –0.5 to V _{CC} + 0.5 | V |
| I | DC Current, Into or Out of Any Pin | ±25 | mA |
| P _D | Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package† | 750 500 450 | mW |
| T _{stg} | Storage Temperature Range | -65 to + 150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package | 260 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|---------------------------------|---|--|-------------|--------------------|----|
| V _{CC} | Positive DC Supply Voltage (Referenced to GND) | | 2.0 | 6.0 | V |
| V _{in} | DC Input Voltage (Any Pin) (Refere | enced to GND) | GND | V _{CC} | V |
| V _{IO} * | Static or Dynamic Voltage Across Switch | | 0.0 | 1.2 | V |
| T _A | Operating Temperature Range, All Pac | - 55 | + 125 | °C | |
| t _r , t _f | Input Rise/Fall Time (Channel Select or Enable Inputs) | $V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$ | 0 0 0 | 1000 500 400 | ns |

*For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND) V_{EE} = GND, Except Where Noted

| | | | v _{cc} | Guaranteed Limit | | | |
|-----------------|--|--|------------------|------------------|---------------|--------|------|
| Symbol | Parameter | Condition | V | –55 to 25°C | ≤ 85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage, Channel-Select or Enable Inputs | R _{on} = Per Spec | 4.5 to 5.5 | 2.0 | 2.0 | 2.0 | V |
| VIL | Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs | R _{on} = Per Spec | 4.5 to 5.5 | 0.8 | 0.8 | 0.8 | V |
| l _{in} | Maximum Input Leakage Current on Digital Pins (Enable/A/B/C) | V _{in} = V _{CC} or GND | 5.5 | ± 0.1 | ±1.0 | ± 1.0 | μA |
| Icc | Maximum Quiescent Supply Current (per Package) | V _{in(digital)} = V _{CC} or GND V _{in(analog)} = GND | 5.5 | 2.0 | 20 | 40 | μA |

DC CHARACTERISTICS — Analog Section

| | | | | Guara | Guaranteed Limit | | |
|------------------|---|---|-----------------|--------------|------------------|--------------|------|
| Symbol | Parameter | Condition | v _{cc} | –55 to 25°C | ≤ 85°C | ≤125°C | Unit |
| R _{on} | Maximum "ON" Resistance | $V_{in} = V_{IL} \text{ or } V_{IH}; V_{IS} = V_{CC} \text{ to}$ GND; $I_S \le 2.0 \text{ mA}$ | 4.5 5.5 | 550 400 | 650 500 | 750 600 | Ω |
| ΔR_{on} | Delta "ON" Resistance | $\label{eq:Vin} \begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH}; \ V_{IS} = V_{CC}/2 \\ I_S \leq 2.0 \ \text{mA} \end{array}$ | 4.5 5.5 | 80 60 | 100 80 | 120 100 | Ω |
| l _{off} | Maximum Off-Channel Leakage Current, Any One Channel Common Channel | V _{in} = V _{CC} or GND | 5.5 | ±0.1 ±0.1 | ±0.1 ±0.1 | ±0.1 ±0.1 | μΑ |
| I _{on} | Maximum On-Channel Leakage Channel-to-Channel | $V_{in} = V_{CC}$ or GND | 5.5 | ±0.1 | ±0.1 | ±0.1 | μA |

AC CHARACTERISTICS (CL = 50 pF, Input t_{r} = t_{f} = 6 ns, V_{CC} = 5.0 V \pm 10%)

| Symbol | Parameter | | | –55 to 25°C | ≤ 85°C | ≤125°C | Unit |
|--|---|--|-----|-----------------|-----------------|-----------------|------|
| t _{PHL} , t _{PLH} | Iaximum Propagation Delay, Analog Input to Analog Output | | | 40 | 45 | 50 | ns |
| t _{PHL} , t _{PHZ,PZH} t _{PLH} , t _{PLZ,PZL} | Maximum Propagation Delay, Enable or Channel-Select to Analog Output | | 5.0 | 80 | 90 | 100 | ns |
| C _{in} | Maximum Input Capacitance (All Switches Off) (All Switches Off) | Digital Pins Any Single Analog Pin Common Analog Pin | | 10 35 130 | 10 35 130 | 10 35 130 | pF |
| C _{PD} | Power Dissipation Capacitance | Typical | 5.0 | 20 | | | pF |

INJECTION CURRENT COUPLING SPECIFICATIONS (V_{CC} = 5V, T_A = -55^{\circ}C to +125 $^{\circ}C$)

| Symbol | Parameter | Condition | Тур | Max | Unit |
|-------------------|---|--|--------------------------|-------------------------|------|
| V∆ _{out} | Maximum Shift of Output Voltage of Enabled Analog Channel | $\begin{split} I_{in}^{*} &\leq 1 \text{ mA, } R_{S} \leq 3,9 \text{ k}\Omega \\ I_{in}^{*} &\leq 10 \text{ mA, } R_{S} \leq 3,9 \text{ k}\Omega \\ I_{in}^{*} &\leq 1 \text{ mA, } R_{S} \leq 20 \text{ k}\Omega \\ I_{in}^{*} &\leq 10 \text{ mA, } R_{S} \leq 20 \text{ k}\Omega \end{split}$ | 0.1 1.0 0.5 5.0 | 1.0 5.0 2.0 20 | mV |

* I_{in} = Total current injected into all disabled channels.





Figure 3. Typical On Resistance V_{CC} = 4.5V








Figure 5. Actual Technology

Requires 32 passive components and one extra 6V regulator to suppress injection current into a standard HC4051 multiplexer




Figure 6. MC74HCT4851A Solution Solution by applying the HC4851A multiplexer




Figure 7. On Resistance Test Set-Up




Figure 8. Maximum Off Channel Leakage Current, Any One Channel, Test Set–Up




Figure 9. Maximum Off Channel Leakage Current, Common Channel, Test Set–Up






Figure 10. Maximum On Channel Leakage Current, Channel to Channel, Test Set–Up









*Includes all probe and jig capacitance






 $V_{I} = GND \text{ to } 3.0 \text{ V}$ $V_{M} = 1.3 \text{ V}$






*Includes all probe and jig capacitance


Figure 14. Propagation Delay, Test Set–Up Analog In to Analog Out

















Figure 18. Diagram of Bipolar Coupling Mechanism

Appears if V_{in} exceeds $V_{\text{CC}},$ driving injection current into the substrate




Figure 19. Function Diagram, HC4851A


ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------------|---------------------------|--------------------------|
| MC74HCT4851ANG | PDIP-16 (Pb-Free) | 500 Units / Box |
| MC74HCT4851ADG | SOIC-16 (Pb-Free) | 48 Units / Rail |
| MC74HCT4851ADR2G | SOIC-16 (Pb-Free) | 2500 Units / Tape & Reel |
| MC74HCT4851ADTR2G | TSSOP-16* | 2500 Units / Tape & Reel |
| MC74HCT4851ADWG | SOIC-16 WIDE (Pb-Free) | 48 Units / Rail |
| MC74HCT4851ADWR2G | SOIC-16 WIDE (Pb-Free) | 1000 Units / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *This package is inherently Pb-Free.

PACKAGE DIMENSIONS

PDIP-16 **N SUFFIX** CASE 648-08 ISSUE T




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- 2.
- DIMENSIONING AND TOLERANCING F ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. DIMENSION B DOES NOT INCLUDE MOLD FLASH. З.
- 4
- 5. ROUNDED CORNERS OPTIONAL.

| | INC | HES | MILLIN | IETERS |
|-----|-------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.740 | 0.770 | 18.80 | 19.55 |
| В | 0.250 | 0.270 | 6.35 | 6.85 |
| С | 0.145 | 0.175 | 3.69 | 4.44 |
| D | 0.015 | 0.021 | 0.39 | 0.53 |
| F | 0.040 | 0.70 | 1.02 | 1.77 |
| G | 0.100 | BSC | 2.54 | BSC |
| н | 0.050 | BSC | 1.27 | BSC |
| J | 0.008 | 0.015 | 0.21 | 0.38 |
| κ | 0.110 | 0.130 | 2.80 | 3.30 |
| L | 0.295 | 0.305 | 7.50 | 7.74 |
| М | 0 ° | 10 ° | 0 ° | 10 ° |
| S | 0.020 | 0.040 | 0.51 | 1.01 |

SOIC-16 **D SUFFIX** CASE 751B-05 ISSUE J




NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED 0005

- PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIN | IETERS | INC | HES |
|-----|----------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 9.80 | 10.00 | 0.386 | 0.393 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC | | 0.050 | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| М | 0 ° | 7° | 0 ° | 7° |
| Р | 5.80 | 6.20 | 0.229 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

SOIC-16 WIDE **DW SUFFIX** CASE 751G-03 **ISSUE C**



NOTES


1. DIMENSIONS ARE IN MILLIMETERS.

- DIMENSIONS ARE IN MILLIME TENS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.

- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | | |
|-----|-------------|-------|--|--|
| DIM | MIN | MAX | | |
| Α | 2.35 | 2.65 | | |
| A1 | 0.10 | 0.25 | | |
| в | 0.35 | 0.49 | | |
| С | 0.23 | 0.32 | | |
| D | 10.15 | 10.45 | | |
| Е | 7.40 | 7.60 | | |
| е | 1.27 | BSC | | |
| Н | 10.05 | 10.55 | | |
| h | 0.25 | 0.75 | | |
| L | 0.50 | 0.90 | | |
| q | 0 ° | 7 ° | | |

TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE A**



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT

EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL

NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. 7.

| | MILLIN | IETERS | INC | HES |
|-----|----------|--------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 BSC | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 |
| ſ | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| κ | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 | 2 BSC |
| М | 0 ° | 8 ° | 0 ° | 8 ° |

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product cand its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use path SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any maner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative