



PCI EXPRESS™ JITTER ATTENUATOR

ICS874001I-05

GENERAL DESCRIPTION




The ICS874001I-05 is a high performance Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The ICS874001I-05 has a bandwidth of 6MHz with <1dB peaking, easily meeting PCI Express Gen2 PLL requirements.

The ICS874001I-05 uses IDT's 3rd Generation FemtoClock™ PLL technology to achieve the lowest possible phase noise. The device is packaged in a small 20-pin TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.

FEATURES

- One differential LVDS output pair
- One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz - 640MHz
- Input frequency range: 98MHz - 128MHz
- VCO range: 490MHz - 640MHz
- Cycle-to-cycle jitter: 50ps (maximum)
- 3.3V operating supply
- PCI Express (2.5Gb/s) and Gen 2 (5 Gb/s) jitter compliant
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

PIN ASSIGNMENT



ICS874001I-05 20-Lead TSSOP

6.5mm x 4.4mm x 0.925mm package body
G Package
 Top View

BLOCK DIAGRAM




TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1	PLL_SEL	Input	Pullup	PLL select pin. When LOW, bypasses the PLL. When HIGH selects the PLL. LVCMOS/LVTTL interface levels. See Table 3B.
2, 3, 4, 6, 15, 16, 20	nc	Unused		No connect.
5	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true output Q to go LOW and the inverted output nQ to go HIGH. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7	F_SEL1	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3C.
8	V _{DDA}	Power		Analog supply pin.
9	F_SEL0	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3C.
10	V _{DD}	Power		Core supply pin.
11	OE	Input	Pullup	Output enable. When HIGH, outputs are enabled. When LOW, forces outputs to a high impedance state. See Table 3A. LVCMOS/LVTTL interface levels.
12	CLK	Input	Pulldown	Non-inverting differential clock input.
13	nCLK	Input	Pullup	Inverting differential clock input.
14	GND	Power		Power supply ground.
17, 18	nQ, Q	Output		Differential output pair. LVDS interface levels.
19	V _{DDO}	Power		Output supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

Inputs	Outputs
OE	Q, nQ
0	High-Impedance
1 (default)	Enabled

TABLE 3B. PLL_SEL CONTROL TABLE

0 = Bypass
1 = VCO (default)

TABLE 3C. F_SELx FUNCTION TABLE

Inputs		Output Divider	Output Frequency Range (MHz)
F_SEL1	F_SEL0		
0	0	5	98 - 128
0	1	4	122.5 - 160
1	0	2	245 - 320 (default)
1	1	1	490 - 640

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5$ V
Outputs, I_O	
Continuous Current	10mA
Surge Current	15mA
Package Thermal Impedance, θ_{JA}	86.7°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.0	3.3	3.6	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.13$	3.3	V_{DD}	V
V_{DDO}	Output Supply Voltage		3.0	3.3	3.6	V
I_{DD}	Power Supply Current				75	mA
I_{DDA}	Analog Supply Current				13	mA
I_{DDO}	Output Supply Current				25	mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current	F_SEL1, OE, PLL_SEL	$V_{DD} = V_{IN} = 3.6V$		5	μA
		F_SEL0, MR	$V_{DD} = V_{IN} = 3.6V$		150	μA
I_{IL}	Input Low Current	F_SEL1, OE, PLL_SEL	$V_{DD} = 3.6V, V_{IN} = 0V$	-150		μA
		F_SEL0, MR	$V_{DD} = 3.6V, V_{IN} = 0V$	-5		μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.6V$		150	μA
		nCLK	$V_{DD} = V_{IN} = 3.6V$		5	μA
I_{IL}	Input Low Current	CLK	$V_{DD} = 3.6V, V_{IN} = 0V$	-5		μA
		nCLK	$V_{DD} = 3.6V, V_{IN} = 0V$	-150		μA
V_{PP}	Peak-to-Peak Input Voltage; NOTE 1		0.15		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2		GND + 0.5		$V_{DD} - 0.85$	V

NOTE 1: V_{IL} must be less than -0.3V.

NOTE 2: Common mode voltage is defined as V_{IH} .

TABLE 4D. LVDS DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OD}	Differential Output Voltage		275	375	485	mV
ΔV_{OD}	V_{OD} Magnitude Change				50	mV
V_{OS}	Offset Voltage		1.20	1.35	1.50	V
ΔV_{OS}	V_{OS} Magnitude Change				50	mV

TABLE 5. AC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ TO $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency		98		640	MHz
$t_{jit(cc)}$	Cycle-to-Cycle Jitter, NOTE 1				50	ps
T_j	Phase Jitter Peak-to-Peak; NOTE 2, 4	100MHz output, Evaluation Band: 0Hz - Nyquist (clock frequency/2)		16.14		ps
		125MHz output, Evaluation Band: 0Hz - Nyquist (clock frequency/2)		15.64		ps
		250MHz output, Evaluation Band: 0Hz - Nyquist (clock frequency/2)		13.16		ps
		500MHz, (1.2MHz - 21.9MHz), Evaluation Band: 0Hz - Nyquist (clock frequency/2)		12.17		ps
$T_{REFCLK_HF_RMS}$	Phase Jitter RMS; NOTE 3, 4	100MHz output, High Band: 1.5MHz - Nyquist (clock frequency/2)		1.4		ps
		125MHz output, High Band: 1.5MHz - Nyquist (clock frequency/2)		1.39		ps
		250MHz output, High Band: 1.5MHz - Nyquist (clock frequency/2)		1.18		ps
		500MHz output, High Band: 1.5MHz - Nyquist (clock frequency/2)		1.11		ps
$T_{REFCLK_LF_RMS}$	Phase Jitter RMS; NOTE 3, 4	100MHz output, Low Band: 10kHz - 1.5MHz		0.33		ps
		125MHz output, Low Band: 10kHz - 1.5MHz		0.22		ps
		250MHz output, Low Band: 10kHz - 1.5MHz		0.22		ps
		500MHz output, Low Band: 10kHz - 1.5MHz		0.22		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	200		600	ps
odc	Output Duty Cycle	$F_SEL[10] \neq 11$	48		52	%
		$F_SEL[10] = 11$	42		58	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Peak-to-peak jitter after system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86ps peak-to-peak for a sample size of 10^6 clock periods. See IDT Application Note, *PCI Express Reference Clock Requirements* and also the *PCI Express Application section* of this datasheet which show each individual transfer function and the overall composite transfer function.


NOTE 3: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps rms for $t_{REFCLK_HF_RMS}$ (High Band) and 3.0ps RMS for $t_{REFCLK_LF_RMS}$ (Low Band). See IDT Application Note, *PCI Express Reference Clock Requirements* and also the *PCI Express Application section* of this datasheet which show each individual transfer function and the overall composite transfer function.

NOTE 4: Guaranteed only when input clock source is PCI Express and PCI Express Gen 2 compliant.


PARAMETER MEASUREMENT INFORMATION




3.3V LVDS OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



CYCLE-TO-CYCLE JITTER




OUTPUT RISE/FALL TIME



DIFFERENTIAL OUTPUT VOLTAGE SETUP

PARAMETER MEASUREMENT INFORMATION, CONTINUED



OFFSET VOLTAGE SETUP

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS874001I-05 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} and V_{DDO} should be individually connected to the power supply plane through vias, and $0.01\mu\text{F}$ bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V_{CC} pin and also shows that V_{DDA} requires that an additional 10Ω resistor along with a $10\mu\text{F}$ bypass capacitor be connected to the V_{DDA} pin.




FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors $R1$, $R2$ and $C1$. This bias circuit should be located as close as possible to

the input pin. The ratio of $R1$ and $R2$ might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3\text{V}$, V_{REF} should be 1.25V and $R2/R1 = 0.609$.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V_{pp} and V_{CMR} input requirements. Figures 3A to 3F show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples

only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HiPerClockS CLK/nCLK INPUT DRIVEN BY AN IDT OPEN EMITTER HiPerClockS LVHSTL DRIVER




FIGURE 3B. HiPerClockS CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3C. HiPerClockS CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. HiPerClockS CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3E. HiPerClockS CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER




FIGURE 3F. HiPerClockS CLK/nCLK INPUT DRIVEN BY A 2.5V SSTL DRIVER

RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:

LVC MOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

3.3V LVDS DRIVER TERMINATION

A general LVDS interface is shown in *Figure 4*. In a 100 Ω differential transmission line environment, LVDS drivers require a matched load termination of 100 Ω across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

SCHEMATIC EXAMPLE

Figure 5 shows an example of ICS874001I-05 application schematic. In this example, the device is operated at $V_{DD} = 3.3V$. The decoupling capacitors should be located as close

as possible to the power pin. The input is driven by a 3.3V LVPECL driver.




FIGURE 5. ICS874001I-05 SCHEMATIC LAYOUT

PCI EXPRESS APPLICATION NOTE

PCI Express jitter analysis methodology models the system response to reference clock jitter. The below block diagram shows the most frequently used Common Clock Architecture in which a copy of the reference clock is provided at both ends of the PCI Express Link.

In the jitter analysis, the Tx and Rx serdes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called H1, H2 and H3 respectively. The overall system transfer function at the receiver is:


$$H_t(s) = H_3(s) * [H_1(s) - H_2(s)]$$


The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum X(s) and is:

$$Y(s) = X(s) * H_3(s) * [H_1(s) - H_2(s)]$$


In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on $X(s) * H_3(s) * [H_1(s) - H_2(s)]$.

For PCI Express Gen 1, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g for a 100MHz reference clock: 0Hz to 50MHz) and the jitter result is reported in peak-peak. For PCI Express Gen2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in rms. The two evaluation ranges for PCI Express Gen 2 are 10kHz - 1.5MHz (Low Band) and 1.5MHz - Nyquist (High Band). The below plots show the individual transfer functions as function H1, F2 for H2, and H# for H3. For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT Application Note, *PCI Express Reference Clock Requirements*.






PCIe GEN 1 MAGNITUDE OF TRANSFER FUNCTION



PCIe GEN 2A MAGNITUDE OF TRANSFER FUNCTION



PCIe GEN 2B MAGNITUDE OF TRANSFER FUNCTION

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS874001I-05. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS874001I-05 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 0.3V = 3.6V$, which gives worst case results.

- Power (core)_{MAX} = $V_{DD_MAX} * (I_{DD_MAX} + I_{DDA_MAX}) = 3.6V * (75mA + 13mA) = 316.8mW$
- Power (outputs)_{MAX} = $V_{DDO_MAX} * I_{DDO_MAX} = 3.6V * 25mA = 90mW$

$$\text{Total Power}_{MAX} = 316.8mW + 90mW = 406.8mW$$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 86.7°C/W per Table 6 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + 0.407W * 86.7^\circ C/W = 120.3^\circ C. \text{ This is below the limit of } 125^\circ C.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board.

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 20-LEAD TSSOP, FORCED CONVECTION

θ_{JA} by Velocity (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	86.7°C/W	82.4°C/W	80.2°C/W

RELIABILITY INFORMATION

TABLE 7. θ_{JA} VS. AIR FLOW TABLE FOR 20 LEAD TSSOP

θ_{JA} by Velocity (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	86.7°C/W	82.4°C/W	80.2°C/W

TRANSISTOR COUNT

The transistor count for ICS874001I-05 is: 1608

PACKAGE DIAGRAM AND DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	MIN	MAX
N	20	
A	--	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	6.40	6.60
E	6.40 BASIC	
E1	4.30	4.50
e	0.65 BASIC	
L	0.45	0.75
α	0°	8°
aaa	--	0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
874001AGI-05LF	ICS4001AI05L	20 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
874001AGI-05LFT	ICS4001AI05L	20 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
[www.IDT.com/go/contact IDT](http://www.IDT.com/go/contact_IDT)

For Tech Support

netcom@idt.com
+480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800-345-7015 (inside USA)
+408-284-8200 (outside USA)