Features

- Fast Read Access Time 120 ns
- Automatic Page Write Operation
 - Internal Address and Data Latches for 128 Bytes
 - Internal Control Timer
- Fast Write Cycle Time
 - Page Write Cycle Time 10 ms Maximum
 - 1 to 128-byte Page Write Operation
- Low Power Dissipation
 - 40 mA Active Current
 - 200 µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
 - Endurance: 10⁴ or 10⁵ Cycles
 - Data Retention: 10 Years
- Single 5V \pm 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT28C010 is a high-performance electrically-erasable and programmable readonly memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 200 μ A.

The AT28C010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's AT28C010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 128 bytes of EEPROM for device identification or tracking.



1-megabit (128K x 8) Paged Parallel EEPROM






2. Pin Configurations

| Pin Name | Function |
|-------------|---------------------|
| A0 - A16 | Addresses |
| CE | Chip Enable |
| ŌE | Output Enable |
| WE | Write Enable |
| I/O0 - I/O7 | Data Inputs/Outputs |
| NC | No Connect |
| DC | Don't Connect |

2.2 32-lead PDIP Top View

| 1 | | | | 1 |
|--------|----|------------|-----|--------|
| | | \bigcirc | ~ ~ | |
| NC 🗆 | 1 | | 32 | □ vcc |
| A16 🗆 | 2 | | 31 | □ WE |
| A15 🗆 | 3 | | 30 | □ NC |
| A12 🗆 | 4 | | 29 | 🗆 A14 |
| A7 🗆 | 5 | | 28 | 🗆 A13 |
| A6 🗆 | 6 | | 27 | 🗆 A8 |
| A5 🗆 | 7 | | 26 | 🗆 A9 |
| A4 🗆 | 8 | | 25 | 🗆 A11 |
| A3 🗆 | 9 | | 24 | |
| A2 🗆 | 10 | | 23 | 🗆 A10 |
| A1 🗆 | 11 | | 22 | |
| A0 🗆 | 12 | | 21 | ☐ I/O7 |
| I/O0 □ | 13 | | 20 | □ I/O6 |
| I/O1 □ | 14 | | 19 | □ I/O5 |
| I/O2 🗆 | 15 | | 18 | □ I/O4 |
| GND 🗆 | 16 | | 17 | □ I/O3 |
| | | | | |



2.1 32-lead TSOP Top View


2.3 32-lead PLCC Top View

| | | _ A12 | □ A15 | □ A16 | | | | NC | |
|--------|----|-------|-------|-------|-----|-----|----------|---------|--------|
| A7 🗆 | 5 | 4 | ო | 2 | - | 32 | <u>9</u> | ଳ 29 | □ A14 |
| | - | | | | 0 | | | | |
| A6 🗆 | 6 | | | | | | | 28 | 🗆 A13 |
| A5 🗆 | 7 | | | | | | | 27 | 🗆 A8 |
| A4 🗆 | 8 | | | | | | | 26 | 🗆 A9 |
| A3 🗆 | 9 | | | | | | | 25 | 🗆 A11 |
| A2 🗆 | 10 | | | | | | | 24 | |
| A1 🗆 | 11 | | | | | | | 23 | 🗆 A10 |
| A0 🗆 | 12 | | | | | | | 22 | |
| I/O0 □ | 13 | 4 | 5 | 9 | ~ | 8 | 19 | 21 | □ I/O7 |
| | | ÷ | ÷ | ÷ | ÷ | ÷ | ÷ | 20 | |
| | l | | | | | | | | |
| | (| 5 | 102 | GND | 103 | 104 | 1/05 | 1/06 | |
| | - | | _ | Ċ | _ | _ | _ | | |

Note: PLCC package pin 1 is Don't Connect.



3. Block Diagram



4. Device Operation

4.1 Read

The AT28C010 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

4.2 Byte Write

A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC}, a read operation will effectively be a polling operation.

4.3 Page Write

The page write operation of the AT28C010 allows 1 to 128 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127 additional bytes. Each successive byte must be written within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded the AT28C010 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A7 - A16 inputs. For each WE high to low transition during the page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

4.4 DATA Polling

The AT28C010 features $\overline{\text{DATA}}$ Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O₇. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. $\overline{\text{DATA}}$ Polling may begin at anytime during the write cycle.





4.5 Toggle Bit

In addition to DATA Polling the AT28C010 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

4.6 Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel[®] has incorporated both hardware and software features that will protect the memory against inadvertent writes.

4.6.1 Hardware Protection

Hardware features protect against inadvertent writes to the AT28C010 in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8V (typical) the write function is inhibited; (b) V_{CC} power-on delay – once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit – holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; and (d) noise filter—pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

4.6.2 Software Data Protection

A software controlled data protection feature has been implemented on the AT28C010. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after t_{WC} the entire AT28C010 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C010. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C010 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC} , read operations will effectively be polling operations.

4.7 Device Identification

An extra 128 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 1FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.

4.8 Optional Chip Erase Mode

The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.



5. DC and AC Operating Range

| | | AT28C010-12 | AT28C010-15 |
|------------------------------|------|--------------|--------------|
| Operating Temperature (Case) | Ind. | -40°C - 85°C | -40°C - 85°C |
| V _{CC} Power Supply | | 5V ±10% | 5V ±10% |

6. Operating Modes

| Mode | CE | ŌE | WE | I/O |
|-----------------------|-----------------|------------------|-----------------|------------------|
| Read | V _{IL} | V _{IL} | V _{IH} | D _{OUT} |
| Write ⁽²⁾ | V _{IL} | V _{IH} | V _{IL} | D _{IN} |
| Standby/Write Inhibit | V _{IH} | X ⁽¹⁾ | Х | High Z |
| Write Inhibit | х | Х | V _{IH} | |
| Write Inhibit | х | V _{IL} | Х | |
| Output Disable | Х | V _{IH} | Х | High Z |

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

7. Absolute Maximum Ratings*

| Temperature Under Bias55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V |
| All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V |
| Voltage on \overline{OE} and A9 with Respect to Ground0.6V to +13.5V |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

8. DC Characteristics

| Symbol | Parameter | Condition | Min | Max | Units |
|------------------|--------------------------------------|---|-----|------|-------|
| ILI | Input Load Current | $V_{IN} = 0V$ to $V_{CC} + 1V$ | | 10 | μA |
| I _{LO} | Output Leakage Current | $V_{I/O} = 0V$ to V_{CC} | | 10 | μA |
| I _{SB1} | V _{CC} Standby Current CMOS | $\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$ | | 200 | μA |
| I _{SB2} | V _{CC} Standby Current TTL | $\overline{CE} = 2.0V$ to $V_{CC} + 1V$ | | 3 | mA |
| I _{CC} | V _{CC} Active Current | f = 5 MHz; I _{OUT} = 0 mA | | 40 | mA |
| V _{IL} | Input Low Voltage | | | 0.8 | V |
| V _{IH} | Input High Voltage | | 2.0 | | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | 0.45 | V |
| V _{OH1} | Output High Voltage | I _{OH} = -400 μA | 2.4 | | V |
| V _{OH2} | Output High Voltage CMOS | I _{OH} = -100 μA; V _{CC} = 4.5V | 4.2 | | V |






9. AC Read Characteristics

| | | AT28C010-12 | | AT28C | | |
|-----------------------------------|---|-------------|-----|-------|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{ACC} | Address to Output Delay | | 120 | | 150 | ns |
| t _{CE} ⁽¹⁾ | CE to Output Delay | | 120 | | 150 | ns |
| t _{OE} ⁽²⁾ | OE to Output Delay | 0 | 50 | 0 | 55 | ns |
| t _{DF} ⁽³⁾⁽⁴⁾ | CE or OE to Output Float | 0 | 50 | 0 | 55 | ns |
| t _{OH} | Output Hold from \overline{OE} , \overline{CE} or Address, Whichever Occurred First | 0 | | 0 | | ns |


10. AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.

AT28C010

11. Input Test Waveforms and Measurement Level



12. Output Test Load



13. Pin Capacitance

f = 1 MHz, T = $25^{\circ}C^{(1)}$

| Symbol | Тур | Мах | Units | Conditions |
|------------------|-----|-----|-------|----------------|
| C _{IN} | 4 | 10 | pF | $V_{IN} = 0V$ |
| C _{OUT} | 8 | 12 | pF | $V_{OUT} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.






14. AC Write Characteristics


| Symbol | Parameter | Min | Мах | Units |
|------------------------------------|--|-----|-----|-------|
| t _{AS} , t _{OES} | Address, OE Set-up Time | 0 | | ns |
| t _{AH} | Address Hold Time | 50 | | ns |
| t _{cs} | Chip Select Set-up Time | 0 | | ns |
| t _{CH} | Chip Select Hold Time | 0 | | ns |
| t _{WP} | Write Pulse Width (\overline{WE} or \overline{CE}) | 100 | | ns |
| t _{DS} | Data Set-up Time | 50 | | ns |
| t _{DH} , t _{OEH} | Data, OE Hold Time | 0 | | ns |

15. AC Write Waveforms

15.1 WE Controlled




15.2 CE Controlled



16. Page Mode Characteristics


| Symbol | Parameter | Min | Мах | Units |
|------------------|------------------------|-----|-----|-------|
| t _{WC} | Write Cycle Time | | 10 | ms |
| t _{AS} | Address Set-up Time | 0 | | ns |
| t _{AH} | Address Hold Time | 50 | | ns |
| t _{DS} | Data Set-up Time | 50 | | ns |
| t _{DH} | Data Hold Time | 0 | | ns |
| t _{WP} | Write Pulse Width | 100 | | ns |
| t _{BLC} | Byte Load Cycle Time | | 150 | μs |
| t _{WPH} | Write Pulse Width High | 50 | | ns |

17. Page Mode Write Waveforms⁽¹⁾⁽²⁾



- Notes: 1. A7 through A16 must specify the same page address during each high to low transition of \overline{WE} (or \overline{CE}).
 - 2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.

18. Chip Erase Waveforms



$$\begin{split} t_S &= 5 \; \mu \text{sec (min.)} \\ t_W &= t_H = 10 \; \text{msec (min.)} \\ V_H &= 12.0V \pm 0.5V \end{split}$$






20. Software Data Protection


TO LAST ADDRESS

19. Software Data Protection Enable Algorithm⁽¹⁾

Notes:



21. Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾⁽³⁾



- Notes: 1. A0 through A14 must conform to the addressing sequence for the first 3 bytes as shown above.
 - 2. After the command sequence has been issued and a page write operation follows, the page address inputs (A7 A16) must be the same for each high to low transition of WE (or CE).
 - 3. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.


22. Data Polling Characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Units |
|------------------|-----------------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| t _{OEH} | OE Hold Time | 10 | | | ns |
| t _{OE} | OE to Output Delay ⁽²⁾ | | | | ns |
| t _{wR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

23. Data Polling Waveforms




24. Toggle Bit Characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Units |
|-------------------|-----------------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| t _{OEH} | OE Hold Time | 10 | | | ns |
| t _{OE} | OE to Output Delay ⁽²⁾ | | | | ns |
| t _{OEHP} | OE High Pulse | 150 | | | ns |
| t _{wR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

25. Toggle Bit Waveforms



- Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
 - 2. Beginning and ending state of I/O6 will vary.
 - 3. Any address location may be used but the address should not vary.





26. Ordering Information⁽¹⁾

26.1 Standard Package

| t _{ACC} | I _{CC} (mA) | | | | |
|------------------|---|----------------|------------------|---------|------------------------|
| (ns) | Active | Standby | Ordering Code | Package | Operation Range |
| | 40 0 | 0.2 | AT28C010(E)-12JI | 32J | |
| 120 | | | AT28C010(E)-12PI | 32P6 | |
| | | | AT28C010(E)-12TI | 32T | Industrial |
| | AT28C010(E)-15JI 32J 40 0.2 AT28C010(E)-15PI 32P6 | (-40° to 85°C) | | | |
| 150 | | 0.2 | AT28C010(E)-15PI | 32P6 | |
| | | | AT28C010(E)-15TI | 32T | |

Note: 1. See "Valid Part Numbers" on page 13.

26.2 Green Package Option (Pb/Halide-free)

| t _{ACC} | I _{cc} (| (mA) | | | | |
|------------------|-------------------|-------------------|--|----------------------------------|-----------------|--|
| (ns) | Active | Standby | Ordering Code | Package | Operation Range | |
| 120 | 40 | 0.2 | AT28C010-12JU AT28C010-12TU AT28C010(E)-12JU AT28C010(E)-12PU AT28C010(E)-12TU | 32J 32T 32J 32P6 32T | Industrial | |
| 150 | 40 | AT28C010-15TU 32T | (-40° to 85° C) | | | |
| | | | | | | |

| Package Type | | | | | |
|--------------|---|--|--|--|--|
| 32J | 32-lead, Plastic J-leaded Chip Carrier (PLCC) | | | | |
| 32P6 | 32-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | | | |
| 32T | 32-lead, Plastic Thin Small Outline Package (TSOP) | | | | |
| W | Die | | | | |
| Options | | | | | |
| Blank | Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms | | | | |
| E | High-endurance Option: Endurance = 100K Write Cycles | | | | |

27. Valid Part Numbers

| Device Numbers | Speed | Package and Temperature Combinations |
|----------------|-------|--------------------------------------|
| AT28C010 | 12 | JI, JU, PI, TI, TU, PU |
| AT28C010E | 12 | JI, PI, TI, JU, PU, TU |
| AT28C010 | 15 | JI, JU, PI, TI, TU, PU |
| AT28C010E | 15 | JI, PI, TI, JU, PU, TU |

The following table lists standard Atmel products that can be ordered.


28. Die Products


Reference Section: Parallel EEPROM Die Products






29. Packaging Information





AT28C010


29.2 32P6 - PDIP







29.3 32T - TSOP





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High-Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

