

# LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller; up to 32 kB flash and 8 kB SRAM; USB device

Rev. 02 — 6 May 2010

**Product data sheet** 



## 1. General description

The LPC1311/13/42/43 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311/13/42/43 operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus I<sup>2</sup>C-bus interface, one UART, four general purpose timers, and up to 42 general purpose I/O pins.

### 2. Features and benefits

- ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.
- ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
- 32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming memory.
- 8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.
- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.
- Selectable boot-up: UART or USB (USB on LPC134x only).
- On LPC134x: USB MSC and HID on-chip drivers.
- Serial interfaces:
  - USB 2.0 full-speed device controller with on-chip PHY for device (LPC1342/43 only).
  - ◆ UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.
  - SSP controller with FIFO and multi-protocol capabilities.
  - ◆ I<sup>2</sup>C-bus interface supporting full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.



- Other peripherals:
  - Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.
  - ◆ Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.
  - Programmable WatchDog Timer (WDT).
  - System tick timer.
- Serial Wire Debug and Serial Wire Trace port.
- High-current output driver (20 mA) on one pin.
- High-current sink drivers (20 mA) on two I<sup>2</sup>C-bus pins in Fast-mode Plus.
- Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
- Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
- Single power supply (2.0 V to 3.6 V).
- 10-bit ADC with input multiplexing among 8 pins.
- GPIO pins can be used as edge and level sensitive interrupt sources.
- Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, or the watchdog clock.
- Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 40 of the functional pins.
- Brownout detect with four separate thresholds for interrupt and one threshold for forced reset.
- Power-On Reset (POR).
- Integrated oscillator with an operating range of 1 MHz to 25 MHz.
- 12 MHz internal RC oscillator trimmed to 1 % accuracy over the entire temperature and voltage range that can optionally be used as a system clock.
- Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.
- System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
- For USB (LPC1342/43), a second, dedicated PLL is provided.
- Code Read Protection (CRP) with different security levels.
- Unique device serial number for identification.
- Available as 48-pin LQFP package and 33-pin HVQFN package.

## 3. Applications

- eMetering
- Lighting
- Alarm systems
- White goods

# 4. Ordering information

Table 1. Ordering information


Type number	Package								
	Name	Description							
LPC1311FHN33	HVQFN33	HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a						
LPC1313FBD48	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \text{ mm}$	SOT313-2						
LPC1313FHN33	HVQFN33	HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 $\times$ 7 $\times$ 0.85 mm	n/a						
LPC1342FHN33	HVQFN33	HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a						
LPC1343FBD48	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \text{ mm}$	SOT313-2						
LPC1343FHN33	HVQFN33	HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 $\times$ 7 $\times$ 0.85 mm	n/a						

## 4.1 Ordering options

Table 2. Ordering options for LPC1311/13/42/43


	=								
Type number	Flash	Total SRAM	USB	UART RS-485	l <sup>2</sup> C/ Fast+	SSP	ADC channels	Pins	Package
LPC1311FHN33	8 kB	4 kB	-	1	1	1	8	33	HVQFN33
LPC1313FBD48	32 kB	8 kB	-	1	1	1	8	48	LQFP48
LPC1313FHN33	32 kB	8 kB	-	1	1	1	8	33	HVQFN33
LPC1342FHN33	16 kB	4 kB	Device	1	1	1	8	33	HVQFN33
LPC1343FBD48	32 kB	8 kB	Device	1	1	1	8	48	LQFP48
LPC1343FHN33	32 kB	8 kB	Device	1	1	1	8	33	HVQFN33


## 5. Block diagram





## 6. Pinning information

### 6.1 Pinning









## 6.2 Pin description

Table 3. LPC1313/43 LQFP48 pin description table

Symbol	Pin	Туре	Description
RESET/PIO0_0	3[1]	I	RESET — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
		I/O	PIO0_0 — General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE	4[2]	I/O	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1343 only, see description of PIO0_3).
		0	CLKOUT — Clockout pin.
		0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
		0	USB_FTOGGLE — USB 1 ms Start-of-Frame signal (LPC1343 only).
PIO0_2/SSEL/	10[2]	I/O	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0		0	SSEL — Slave select for SSP.
		I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Table 3. LPC1313/43 LQFP48 pin description table ...continued

Symbol	Pin	Type	Description
PIO0_3/USB_VBUS	14[2]	I/O	<b>PIOO_3</b> — General purpose digital input/output pin. LPC1343 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration.
		I	<b>USB_VBUS</b> — Monitors the presence of USB bus power (LPC1343 only).
PIO0_4/SCL	15 <mark>[3]</mark>	I/O	PIO0_4 — General purpose digital input/output pin (open-drain).
		I/O	<b>SCL</b> — I <sup>2</sup> C-bus clock input/output (open-drain). High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	16 <mark>[3]</mark>	I/O	PIO0_5 — General purpose digital input/output pin (open-drain).
		I/O	<b>SDA</b> — I <sup>2</sup> C-bus data input/output (open-drain). High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/USB_CONNECT/	22[2]	I/O	PIO0_6 — General purpose digital input/output pin.
SCK		0	<b>USB_CONNECT</b> — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature (LPC1343 only).
		I/O	SCK — Serial clock for SSP.
PIO0_7/CTS	23[2]	I/O	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
		I	CTS — Clear To Send input for UART.
PIO0_8/MISO/	27[2]	I/O	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0		I/O	MISO — Master In Slave Out for SSP.
		0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI/	28[2]	I/O	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1/ SWO		I/O	MOSI — Master Out Slave In for SSP.
3000		0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
		0	SWO — Serial wire trace output.
SWCLK/PIO0_10/	29[2]	I	SWCLK — Serial wire clock.
SCK/CT16B0_MAT2		I/O	PIO0_10 — General purpose digital input/output pin.
		0	SCK — Serial clock for SSP.
		0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/	32[4]	I	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
AD0/CT32B0_MAT3		I/O	PIO0_11 — General purpose digital input/output pin.
		I	AD0 — A/D converter, input 0.
		0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
R/PIO1_0/	33[4]	I	R — Reserved. Configure for an alternate function in the IOCONFIG block.
AD1/CT32B1_CAP0		I/O	PIO1_0 — General purpose digital input/output pin.
		I	AD1 — A/D converter, input 1.
		I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/	34 <mark>[4]</mark>	0	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
AD2/CT32B1_MAT0		I/O	PIO1_1 — General purpose digital input/output pin.
		I	AD2 — A/D converter, input 2.
		0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.

Table 3. LPC1313/43 LQFP48 pin description table ...continued

Symbol	Pin	Type	Description
R/PIO1_2/	35 <u>[4]</u>	<u> </u>	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
AD3/CT32B1_MAT1		I/O	PIO1_2 — General purpose digital input/output pin.
		<u> </u>	AD3 — A/D converter, input 3.
		0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/AD4/	39 <mark>[4]</mark>	I/O	SWDIO — Serial wire debug input/output.
CT32B1_MAT2		I/O	PIO1_3 — General purpose digital input/output pin.
		I	AD4 — A/D converter, input 4.
		0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/	40 <mark>[4]</mark>	I/O	PIO1_4 — General purpose digital input/output pin.
CT32B1_MAT3/WAKEUP		I	AD5 — A/D converter, input 5.
		0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
		I	<b>WAKEUP</b> — Deep power-down mode wake-up pin. This pin must be pulled HIGH externally to enter Deep power-down mode and pulled LOW to exit Deep power-down mode.
PIO1_5/RTS/	45 <mark>[2]</mark>	I/O	PIO1_5 — General purpose digital input/output pin.
CT32B0_CAP0		0	RTS — Request To Send output for UART.
		1	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/	46 <sup>[2]</sup>	I/O	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0		I	RXD — Receiver input for UART.
		0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	47 <sup>[2]</sup>	I/O	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1		0	TXD — Transmitter output for UART.
		0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/CT16B1_CAP0	9 <mark>[2]</mark>	I/O	PIO1_8 — General purpose digital input/output pin.
		1	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO1_9/CT16B1_MAT0	17 <mark>[2]</mark>	I/O	PIO1_9 — General purpose digital input/output pin.
		0	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
PIO1_10/AD6/	30 <mark>[4]</mark>	I/O	PIO1_10 — General purpose digital input/output pin.
CT16B1_MAT1		I	AD6 — A/D converter, input 6.
		0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
PIO1_11/AD7	42 <mark>[4]</mark>	I/O	PIO1_11 — General purpose digital input/output pin.
		I	AD7 — A/D converter, input 7.
PIO2_0/DTR	2[2]	I/O	PIO2_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
PIO2_1/DSR	13[2]	I/O	PIO2_1 — General purpose digital input/output pin.
		I	DSR — Data Set Ready input for UART.
PIO2_2/DCD	26 <sup>[2]</sup>	I/O	PIO2_2 — General purpose digital input/output pin.
		I	DCD — Data Carrier Detect input for UART.
PIO2_3/RI	38 <mark>[2]</mark>	I/O	PIO2_3 — General purpose digital input/output pin.
		1	RI — Ring Indicator input for UART.
PIO2_4	18 <sup>[2]</sup>	I/O	PIO2_4 — General purpose digital input/output pin (LPC1343 only).

Table 3. LPC1313/43 LQFP48 pin description table ...continued

Symbol	Pin	Type	Description
PIO2_4	19 <sup>[2]</sup>	I/O	PIO2_4 — General purpose digital input/output pin (LPC1313 only).
PIO2_5	21 <mark>2</mark>	I/O	PIO2_5 — General purpose digital input/output pin (LPC1343 only).
PIO2_5	20[2]	I/O	PIO2_5 — General purpose digital input/output pin (LPC1313 only).
PIO2_6	1[2]	I/O	PIO2_6 — General purpose digital input/output pin.
PIO2_7	11[2]	I/O	PIO2_7 — General purpose digital input/output pin.
PIO2_8	12[2]	I/O	PIO2_8 — General purpose digital input/output pin.
PIO2_9	24[2]	I/O	PIO2_9 — General purpose digital input/output pin.
PIO2_10	25 <mark>[2]</mark>	I/O	PIO2_10 — General purpose digital input/output pin.
PIO2_11/SCK	31[2]	I/O	PIO2_11 — General purpose digital input/output pin.
		I/O	SCK — Serial clock for SSP.
PIO3_0	36[2]	I/O	PIO3_0 — General purpose digital input/output pin.
PIO3_1	37 <mark>[2]</mark>	I/O	PIO3_1 — General purpose digital input/output pin.
PIO3_2	43 <mark>[2]</mark>	I/O	PIO3_2 — General purpose digital input/output pin.
PIO3_3	48[2]	I/O	PIO3_3 — General purpose digital input/output pin.
PIO3_4	18 <mark>[2]</mark>	I/O	PIO3_4 — General purpose digital input/output pin (LPC1313 only).
PIO3_5	21 <mark>2</mark>	I/O	PIO3_5 — General purpose digital input/output pin (LPC1313 only).
USB_DM	19 <mark>5</mark>	I/O	<b>USB_DM</b> — USB bidirectional D– line (LPC1343 only).
USB_DP	20[5]	I/O	USB_DP — USB bidirectional D+ line (LPC1343 only).
$V_{DD}$	8; 44	I	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <u>6</u>	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <u>[6]</u>	0	Output from the oscillator amplifier.
V <sub>SS</sub>	5; 41	l	Ground.

- [1] See Figure 31 for pad characteristics. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode.
- [2] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 30).
- [3] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus.
- [4] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 30).
- [5] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 4. LPC1311/13/42/43 HVQFN33 pin description table

Symbol	Pin	Type	Description
RESET/PIO0_0	2[1]	I	<b>RESET</b> — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
		I/O	PIO0_0 — General purpose digital input/output pin.

Table 4. LPC1311/13/42/43 HVQFN33 pin description table ...continued

Symbol	Pin	Type	Description
PIOO_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE	3[2]	I/O	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1342/43 only, see description of PIO0_3).
		0	CLKOUT — Clock out pin.
		0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
		0	USB_FTOGGLE — USB 1 ms Start-of-Frame signal (LPC1342/43 only).
PIO0_2/SSEL/	8[2]	I/O	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0		0	SSEL — Slave select for SSP.
		I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3/USB_VBUS	<u>9<sup>[2]</sup></u>	I/O	<b>PIO0_3</b> — General purpose digital input/output pin. LPC1342/43 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration.
		I	<b>USB_VBUS</b> — Monitors the presence of USB bus power (LPC1342/43 only).
PIO0_4/SCL	10 <sup>[3]</sup>	I/O	PIO0_4 — General purpose digital input/output pin (open-drain).
		I/O	SCL — $I^2$ C-bus clock input/output (open-drain). High-current sink only if $I^2$ C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	11 <mark>3</mark>	I/O	PIO0_5 — General purpose digital input/output pin (open-drain).
		I/O	<b>SDA</b> — I <sup>2</sup> C-bus data input/output (open-drain). High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/USB_CONNECT/	15 <sup>[2]</sup>	I/O	PIO0_6 — General purpose digital input/output pin.
SCK		0	<b>USB_CONNECT</b> — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature (LPC1342/43 only).
		I/O	SCK — Serial clock for SSP.
PIO0_7/CTS	16 <sup>[2]</sup>	I/O	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
		I	CTS — Clear To Send input for UART.
PIO0_8/MISO/	17 <mark>[2]</mark>	I/O	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0		I/O	MISO — Master In Slave Out for SSP.
		0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI/	18 <mark>[2]</mark>	I/O	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1/ SWO		I/O	MOSI — Master Out Slave In for SSP.
3440		0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
		0	SWO — Serial wire trace output.
SWCLK/PIO0_10/SCK/	19 <sup>[2]</sup>	I	SWCLK — Serial wire clock.
CT16B0_MAT2		I/O	PIO0_10 — General purpose digital input/output pin.
		0	SCK — Serial clock for SSP.
		0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/AD0/	21 <mark>4]</mark>	I	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
CT32B0_MAT3		I/O	PIO0_11 — General purpose digital input/output pin.
		I	AD0 — A/D converter, input 0.
		0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.

Table 4. LPC1311/13/42/43 HVQFN33 pin description table ...continued

Symbol	Pin	Type	Description				
R/PIO1_0/AD1/	22 <mark>[4]</mark>	1	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.				
CT32B1_CAP0		I/O	PIO1_0 — General purpose digital input/output pin.				
		1	AD1 — A/D converter, input 1.				
		I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.				
R/PIO1_1/AD2/	23 <mark>[4]</mark>	0	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
CT32B1_MAT0		I/O	PIO1_1 — General purpose digital input/output pin.				
		I	AD2 — A/D converter, input 2.				
		0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.				
R/PIO1_2/AD3/	24[4]	I	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
CT32B1_MAT1		I/O	PIO1_2 — General purpose digital input/output pin.				
		I	AD3 — A/D converter, input 3.				
		0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.				
SWDIO/PIO1_3/AD4/	25 <mark>[4]</mark>	I/O	SWDIO — Serial wire debug input/output.				
CT32B1_MAT2		I/O	PIO1_3 — General purpose digital input/output pin.				
		I	AD4 — A/D converter, input 4.				
		0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.				
PIO1_4/AD5/	26 <mark>[4]</mark>	I/O	PIO1_4 — General purpose digital input/output pin.				
CT32B1_MAT3/WAKEUP		I	AD5 — A/D converter, input 5.				
		0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.				
		I	<b>WAKEUP</b> — Deep power-down mode wake-up pin. This pin must be pulled HIGH externally to enter Deep power-down mode and pulled LOW to exit Deep power-down mode.				
PIO1_5/RTS/	30[2]	I/O	PIO1_5 — General purpose digital input/output pin.				
CT32B0_CAP0		0	RTS — Request To Send output for UART.				
		I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.				
PIO1_6/RXD/	31 <mark>2</mark>	I/O	PIO1_6 — General purpose digital input/output pin.				
CT32B0_MAT0		I	RXD — Receiver input for UART.				
		0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.				
PIO1_7/TXD/	32[2]	I/O	PIO1_7 — General purpose digital input/output pin.				
CT32B0_MAT1		0	TXD — Transmitter output for UART.				
		0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.				
PIO1_8/CT16B1_CAP0	7[2]	I/O	PIO1_8 — General purpose digital input/output pin.				
		I	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.				
PIO1_9/CT16B1_MAT0	12[2]	I/O	PIO1_9 — General purpose digital input/output pin.				
		0	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.				
PIO1_10/AD6/	20[4]	I/O	PIO1_10 — General purpose digital input/output pin.				
CT16B1_MAT1		I	AD6 — A/D converter, input 6.				
		0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.				
PIO1_11/AD7	27[4]	I/O	PIO1_11 — General purpose digital input/output pin.				
		I	AD7 — A/D converter, input 7.				

Table 4. LPC1311/13/42/43 HVQFN33 pin description table ...continued

Symbol	Pin	Type	Description
PIO2_0/DTR	1 <u>[2]</u>	I/O	PIO2_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
PIO3_2	28[2]	I/O	PIO3_2 — General purpose digital input/output pin.
PIO3_4	13 <mark>2</mark>	I/O	PIO3_4 — General purpose digital input/output pin (LPC1311/13 only).
PIO3_5	14[2]	I/O	PIO3_5 — General purpose digital input/output pin (LPC1311/13 only).
USB_DM	13 <sup>[5]</sup>	I/O	<b>USB_DM</b> — USB bidirectional D- line (LPC1342/43 only).
USB_DP	14 <sup>[5]</sup>	I/O	USB_DP — USB bidirectional D+ line (LPC1342/43 only).
$V_{DD}$	6; 29	I	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	4 <u>[6]</u>	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5 <mark>[6]</mark>	0	Output from the oscillator amplifier.
V <sub>SS</sub>	33	-	Thermal pad. Connect to ground.

<sup>[1]</sup> See Figure 31 for pad characteristics. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode.

- [2] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 30).
- [3] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus.
- [4] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 30).
- [5] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

## 7. Functional description

#### 7.1 Architectural overview

The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus (see Figure 1). The I-code and D-code core buses are faster than the system bus and are used similarly to TCM interfaces: one bus dedicated for instruction fetch (I-code) and one bus for data access (D-code). The use of two core buses allows for simultaneous operations if concurrent operations target different devices.

### 7.2 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware divide, interruptible/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the *Cortex-M3 Technical Reference Manual* which is available on the official ARM website.

### 7.3 On-chip flash program memory

The LPC1311/13/42/43 contain 32 kB (LPC1313 and LPC1343), 16 kB (LPC1342), or 8 kB (LPC1311) of on-chip flash memory.


### 7.4 On-chip SRAM

The LPC1311/13/42/43 contain a total of 8 kB (LPC1343 and LPC1313) or 4 kB (LPC1342 and LPC1311) on-chip static RAM memory.

### 7.5 Memory map

The LPC134x incorporates several distinct memory regions, shown in the following figures. Figure 6 shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.



### 7.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

### 7.6.1 Features

- · Controls system exceptions and peripheral interrupts.
- On the LPC1311/13/42/43, the NVIC supports 16 vectored interrupts. In addition, up to 40 of the individual GPIO inputs are NVIC-vector capable.

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

- 8 programmable interrupt priority levels, with hardware priority level masking
- Relocatable vector table.
- Software interrupt generation.

### 7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

#### 7.7 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

## 7.8 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1311/13/42/43 use accelerated GPIO functions:

- GPIO block is a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

#### 7.8.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- Direction control of individual bits.
- All I/O default to inputs with pull-up resistors enabled after reset.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin.

### 7.9 USB interface (LPC1342/43 only)

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. All transactions are initiated by the host controller.

The LPC1342/43 USB interface is a device controller with on-chip PHY for device functions.

### 7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled.

#### **7.9.1.1 Features**

- Dedicated USB PLL available.
- Fully compliant with USB 2.0 specification (full speed).
- Supports 10 physical (5 logical) endpoints with up to 64 bytes buffer RAM per endpoint (see Table 5).
- Supports Control, Bulk, Isochronous, and Interrupt endpoints.
- Supports SoftConnect feature.
- Double buffer implementation for Bulk and Isochronous endpoints.

Table 5. USB device endpoint configuration

Logical endpoint	Physical endpoint	Endpoint type	Direction	Packet size (byte)	Double buffer
0	0	Control	out	64	no
0	1	Control	in	64	no
1	2	Interrupt/Bulk	out	64	no
1	3	Interrupt/Bulk	in	64	no
2	4	Interrupt/Bulk	out	64	no
2	5	Interrupt/Bulk	in	64	no
3	6	Interrupt/Bulk	out	64	yes
3	7	Interrupt/Bulk	in	64	yes
4	8	Isochronous	out	512	yes
4	9	Isochronous	in	512	yes

#### **7.10 UART**

The LPC1311/13/42/43 contains one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

### 7.10.1 Features

- Maximum UART data bit rate of 4.5 MBit/s.
- 16-byte receive and transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

### 7.11 SSP serial I/O controller

The LPC1311/13/42/43 contain one SSP controller. The SSP controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

### 7.11.1 Features

- Maximum SSP speed of 36 Mbit/s (master) or 6 Mbit/s (slave)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

### 7.12 I<sup>2</sup>C-bus serial I/O controller

The LPC1311/13/42/43 contain one I<sup>2</sup>C-bus controller.

The I<sup>2</sup>C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line (SCL) and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus and can be controlled by more than one bus master connected to it.

#### **7.12.1 Features**

- The I<sup>2</sup>C-bus interface is a standard I<sup>2</sup>C-bus compliant interface with open-drain pins. The I<sup>2</sup>C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.
- The I<sup>2</sup>C-bus controller supports multiple address recognition and a bus monitor mode.

#### 7.13 10-bit ADC

The LPC1311/13/42/43 contains one ADC. It is a single 10-bit successive approximation ADC with eight channels.

#### 7.13.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V<sub>DD</sub>.
- 10-bit conversion time ≥ 2.44 µs (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

### 7.14 General purpose external event counter/timers

The LPC1311/13/42/43 includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

### 7.14.1 Features

- A 32-bit/16-bit counter/timer with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.

LPC1311\_13\_42\_43\_2

- Four match registers per timer that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.

### 7.15 System tick timer

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval, normally set to 10 ms.

### 7.16 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a selectable time period. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

#### 7.16.1 Features

- · Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal prescaler.
- Selectable time period from (T<sub>cy(WDCLK)</sub>  $\times$  256  $\times$  4) to (T<sub>cy(WDCLK)</sub>  $\times$  2<sup>32</sup>  $\times$  4) in multiples of T<sub>cy(WDCLK)</sub>  $\times$  4.
- The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator (IRC), the watchdog oscillator, or the main clock. This gives a wide range of potential timing choices of watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring for increased reliability.

### 7.17 Clocking and power control


### 7.17.1 Integrated oscillators

The LPC1311/13/42/43 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

LPC1311\_13\_42\_43\_2

Following reset, the LPC1311/13/42/43 will operate from the internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

See Figure 7 for an overview of the LPC1311/13/42/43 clock generation.



#### 7.17.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the system PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up, any chip reset, or wake-up from Deep power-down mode, the LPC1311/13/42/43 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

#### 7.17.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL. On the LPC134x, the system oscillator must be used to provide the clock source to USB.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

### 7.17.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 7.8 kHz and 1.7 MHz. The frequency spread over processing and temperature is  $\pm 40$  % (see also Table 14).

### 7.17.2 System PLL and USB PLL

The LPC134x contain a system PLL and a dedicated PLL for generating the 48 MHz USB clock. The LPC131x contain the system PLL only. The system and USB PLLs are identical.

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

### 7.17.3 Clock output

The LPC1311/13/42/43 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

### 7.17.4 Wake-up process

The LPC1311/13/42/43 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

#### 7.17.5 Power control

The LPC1311/13/42/43 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

#### 7.17.5.1 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.17.5.2 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition analog blocks can be shut down for increased power savings. The user can configure the Deep-sleep mode to a large extent, selecting any of the oscillators, any of the PLLs, the USB PHY (LPC134x only), BOD, the ADC, and the flash to be shut down or remain powered during Deep-sleep mode. The user can also select which of the oscillators and analog blocks will be powered up after the chip exits from Deep-sleep mode.

The GPIO pins (up to 40 pins total) serve as external wake-up pins to a dedicated start logic to wake up the chip from Deep-sleep mode.

The timing of the wake-up process from Deep-sleep mode depends on which blocks are selected to be powered down during deep-sleep.

For lowest power consumption, the clock source should be switched to IRC before entering Deep-sleep mode, all oscillators and PLLs should be turned off during deep-sleep, and the IRC should be selected as clock source when the chip wakes up from deep-sleep. The IRC can be switched on and off glitch-free and provides a clean clock signal after start-up.

If power consumption is not a concern, any of the oscillators and/or PLLs can be left running in Deep-sleep mode to obtain short wake-up times when waking up from deep-sleep.

### 7.17.5.3 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the WAKEUP pin. The LPC1311/13/42/43 can wake up from Deep power-down mode via the WAKEUP pin.

### 7.18 System control

#### 7.18.1 Reset

Reset has four sources on the LPC1311/13/42/43: the RESET pin, the Watchdog reset, power-on reset (POR), and the Brown-Out Detection (BOD) circuit. The RESET pin is a Schmitt trigger input pin. Assertion of chip reset by any source, once the operating voltage attains a usable level, starts the IRC and initializes the flash controller.

When the internal reset is removed, the processor begins executing at address 0, which is initially the reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

### 7.18.2 Brownout detection

The LPC1311/13/42/43 includes four levels for monitoring the voltage on the  $V_{DD}$  pin. If this voltage falls below one of the four selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register. An additional threshold level can be selected to cause a forced reset of the chip.

### 7.18.3 Code security (Code Read Protection - CRP)

This feature of the LPC1311/13/42/43 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) and In-System Programming (ISP) can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. In-Application Programming (IAP) commands are not affected by the CRP.

In addition, ISP entry via the PIO0\_1 pin can be disabled without enabling CRP (NO\_ISP mode). For details see the *LPC13xx user manual*.

There are three levels of Code Read Protection:

- 1. CRP1 disables access to chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
- 2. CRP2 disables access to chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- 3. Running an application with level CRP3 selected fully disables any access to chip via the SWD pins and the ISP. This mode effectively disables ISP override using PIO0\_1 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.

#### **CAUTION**



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

#### 7.18.4 Boot loader

The boot loader controls initial operation after reset and also provides the means to program the flash memory. This could be initial programming of a blank device, erasure and re-programming of a previously programmed device, or programming of the flash memory by the application program in a running system.

The boot loader code is executed every time the part is reset or powered up. The loader can either execute the ISP command handler or the user application code, or, on the LPC134x, it can program the flash image via an attached MSC device through USB (Windows operating system only). A LOW level during reset applied to the PIO0\_1 pin is considered as an external hardware request to start the ISP command handler or the USB device enumeration. The state of PIO0\_3 determines whether the UART or USB interface will be used (LPC134x only).

#### 7.18.5 APB interface

The APB peripherals are located on one APB bus.

#### 7.18.6 AHB-Lite

The AHB-Lite connects the instruction (I-code) and data (D-code) CPU buses of the ARM Cortex-M3 to the flash memory, the main static RAM, and the boot ROM.

### 7.18.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs.

### 7.18.8 Memory mapping control

The Cortex-M3 incorporates a mechanism that allows remapping the interrupt vector table to alternate locations in the memory map. This is controlled via the Vector Table Offset Register contained in the NVIC.

The vector table may be located anywhere within the bottom 1 GB of Cortex-M3 address space. The vector table must be located on a 128 word (512 byte) boundary because the NVIC on the LPC1311/13/42/43 is configured for 128 total interrupts.

### 7.19 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M3. Serial wire debug is supported.

## 8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage (core and external rail)		2.0	3.6	V
VI	input voltage	5 V tolerant I/O pins; only valid when the V <sub>DD</sub> supply voltage is present	[2] -0.5	+5.5	V
I <sub>DD</sub>	supply current	per supply pin	[3] _	100	mA
I <sub>SS</sub>	ground current	per ground pin	[3]	100	mA
I <sub>latch</sub>	I/O latch-up current	$-(0.5V_{DD}) < V_I < (1.5V_{DD});$ $T_j < 125 °C$	-	100	mA
T <sub>stg</sub>	storage temperature		[ <u>4</u> ] –65	+150	°C
T <sub>j(max)</sub>	maximum junction temperature		-	150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	human body model; all pins	<u>[5]</u> –5000	+5000	V

- [1] The following applies to the limiting values:
  - a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
  - b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- [2] Including voltage on outputs in 3-state mode.
- [3] The peak current is limited to 25 times the corresponding maximum current.
- [4] Dependent on package type.
- [5] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

## 9. Static characteristics

Table 7. Static characteristics

 $T_{amb} = -40$  °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
$V_{DD}$	supply voltage (core and external rail)			2.0	3.3	3.6	V
I <sub>DD</sub>	supply current	Active mode; V <sub>DD</sub> = 3.3 V; T <sub>amb</sub> = 25 °C; code					
		while(1){}					
		executed from flash;					
		system clock = 12 MHz	[2][3][4] [5][6]	-	4	-	mA
		system clock = 72 MHz	[3][4][5] [7][6]	-	17	-	mA
		Sleep mode; V <sub>DD</sub> = 3.3 V; T <sub>amb</sub> = 25 °C;	[2][3][4] [5][6]	-	2	-	mA
		system clock = 12 MHz					
		Deep-sleep mode; $V_{DD} = 3.3 \text{ V}$ ; $T_{amb} = 25 \text{ °C}$	[3][8][6]	-	30	-	μΑ
		Deep power-down mode; V <sub>DD</sub> = 3.3 V; T <sub>amb</sub> = 25 °C	<u>[9]</u>	-	220	-	nA
Standard	d port pins and RESET p	oin; see <u>Figure 16</u> , <u>Figure 17</u> , <u>Figure</u>	18,	re 19			
I <sub>IL</sub>	LOW-level input current	$V_I = 0 V$ ; on-chip pull-up resistor disabled		-	0.5	10	nA
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD}$ ; on-chip pull-down resistor disabled		-	0.5	10	nA
l <sub>OZ</sub>	OFF-state output current	$V_O = 0 \text{ V}$ ; $V_O = V_{DD}$ ; on-chip pull-up/down resistors disabled		-	0.5	10	nA
VI	input voltage	pin configured to provide a digital function	[10][11] [12]	0	-	5.0	V
Vo	output voltage	output active		0	-	$V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			0.7V <sub>DD</sub>	-	-	V
$V_{IL}$	LOW-level input voltage			-	-	$0.3V_{DD}$	V
$V_{\text{hys}}$	hysteresis voltage			0.4	-	-	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -4 \text{ mA}$	[13]	$V_{DD}-0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	I <sub>OL</sub> = 4 mA	[13]	-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V$	[13]	-4	-	-	mA
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}$	[13]	4	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	$V_{OH} = 0 V$	[14]	-	-	-45	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	[14]	-	-	50	mA

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

 Table 7.
 Static characteristics ...continued

 $T_{amb} = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Uni
$I_{pd}$	pull-down current	$V_I = 5 V$		10	50	150	μΑ
l <sub>pu</sub>	pull-up current	$V_I = 0 V$		-15	-50	-85	μΑ
		V <sub>DD</sub> < V <sub>I</sub> < 5 V		0	0	0	μΑ
High-dri	ve output pin (PIO0_7);	see <u>Figure 14</u> and <u>Figure 16</u>					
I <sub>IL</sub>	LOW-level input current	$V_I = 0 V$ ; on-chip pull-up resistor disabled		-	0.5	10	nA
l <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD}$ ; on-chip pull-down resistor disabled		-	0.5	10	nA
l <sub>OZ</sub>	OFF-state output current	$V_O = 0 \text{ V}; V_O = V_{DD}; \text{ on-chip}$ pull-up/down resistors disabled		-	0.5	10	nA
V <sub>I</sub>	input voltage	pin configured to provide a digital function	[10][11] [12]	0	-	5.0	V
Vo	output voltage	output active		0	-	$V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage			$0.7V_{DD}$	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V <sub>hys</sub>	hysteresis voltage			0.4	-	-	V
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = -20 \text{ mA}$	[13]	$V_{DD}-0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	I <sub>OL</sub> = 4 mA	[13]	-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	$\begin{split} V_{OH} &= V_{DD} - 0.4 \text{ V}; \\ V_{DD} &\geq 2.5 \text{ V} \end{split}$	[13]	20	-	-	m <i>P</i>
l <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}$	[13]	4	-	-	m/
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V		10	50	150	μΑ
I <sub>pu</sub>	pull-up current	$V_I = 0 V$		-15	-50	-85	μΑ
		$V_{DD} < V_I < 5 V$		0	0	0	μΑ
l <sup>2</sup> C-bus	pins (PIO0_4 and PIO0_	5); see <u>Figure 15</u>					
V <sub>IH</sub>	HIGH-level input voltage			0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V <sub>hys</sub>	hysteresis voltage			-	$0.5V_{DD}$	-	V
$V_{OL}$	LOW-level output voltage	I <sub>OLS</sub> = 20 mA	[13]	-	-	0.4	V
I <sub>LI</sub>	input leakage current	$V_I = V_{DD}$	[15]	-	2	4	μΑ
		V <sub>I</sub> = 5 V		-	10	22	μΑ
Oscillato	or pins						
V <sub>i(xtal)</sub>	crystal input voltage			-0.5	1.8	1.95	V
V <sub>o(xtal)</sub>	crystal output voltage			-0.5	1.8	1.95	V
USB pin	s (LPC1342/43 only)						
l <sub>OZ</sub>	OFF-state output current	0 V < V <sub>I</sub> < 3.3 V		-	-	±10	μΑ

Table 7. Static characteristics ... continued

 $T_{amb} = -40$  °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Max	Unit
$V_{BUS}$	bus supply voltage			-	-	5.25	V
$V_{DI}$	differential input sensitivity voltage	(D+) - (D-)		0.2	-	-	V
$V_{CM}$	differential common mode voltage range	includes V <sub>DI</sub> range		0.8	-	2.5	V
V <sub>th(rs)se</sub>	single-ended receiver switching threshold voltage			0.8	-	2.0	V
V <sub>OL</sub>	LOW-level output voltage	for low-/full-speed; $R_L$ of 1.5 $k\Omega$ to 3.6 $V$		-	-	0.18	V
$V_{OH}$	HIGH-level output voltage	driven; for low-/full-speed; $R_L$ of 15 $k\Omega$ to GND		2.8	-	3.5	V
C <sub>trans</sub>	transceiver capacitance	pin to GND		-	-	20	pF
Z <sub>DRV</sub>	driver output impedance for driver which is not high-speed capable	with 33 $\Omega$ series resistor; steady state drive	[16]	36	-	44.1	Ω

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] IRC enabled; system oscillator disabled; system PLL disabled.
- [3] IDD measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.
- [4] BOD disabled.
- [5] All peripherals disabled in the AHBCLKCTRL register. Peripheral clocks to UART, SSP, trace clock, and SysTick timer disabled in the syscon block.
- [6] For LPC134x: USB\_DP and USB\_DM pulled LOW externally.
- [7] IRC disabled; system oscillator enabled; system PLL enabled.
- [8] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0xFFFF FFFF
- [9] WAKEUP pin pulled HIGH externally.
- [10] Including voltage on outputs in 3-state mode.
- [11] V<sub>DD</sub> supply voltage must be present.
- [12] 3-state outputs go into 3-state mode in Deep power-down mode.
- [13] Accounts for 100 mV voltage drop in all supply lines.
- [14] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [15] To V<sub>SS</sub>.
- [16] Includes external resistors of 33  $\Omega\pm$  1 % on USB\_DP and USB\_DM.

Table 8. ADC static characteristics

 $T_{amb} = -40$  °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz,  $V_{DD} = 2.5$  V to 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{IA}$	analog input voltage		0	-	$V_{DD}$	V
C <sub>ia</sub>	analog input capacitance		-	-	1	pF
E <sub>D</sub>	differential linearity error		[1][2]	-	±1	LSB
E <sub>L(adj)</sub>	integral non-linearity		[3] _	-	±1.5	LSB
E <sub>O</sub>	offset error		<u>[4]</u> _	-	±3.5	LSB
E <sub>G</sub>	gain error		<u>[5]</u> _	-	0.6	%

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2010. All rights reserved.

### Table 8. ADC static characteristics ...continued

 $T_{amb} = -40$  °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz,  $V_{DD} = 2.5$  V to 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
E <sub>T</sub>	absolute error		<u>[6]</u> _	-	±4	LSB
R <sub>vsi</sub>	voltage source interface resistance		-	-	40	kΩ
R <sub>i</sub>	input resistance		<u>[7][8]</u> _	-	2.5	$M\Omega$

- [1] The ADC is monotonic, there are no missing codes.
- [2] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 8.
- [3] The integral non-linearity (E<sub>L(adj)</sub>) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 8.
- [4] The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 8.
- [5] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 8.
- [6] The absolute error (E<sub>T</sub>) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 8.
- [7]  $T_{amb} = 25$  °C; maximum sampling frequency  $f_s = 4.5$  MHz and analog input capacitance  $C_{ia} = 1$  pF.
- [8] Input resistance  $R_i$  depends on the sampling frequency fs:  $R_i = 1 / (f_s \times C_{ia})$ .



- (4) Integral non-linearity  $(E_{L(adj)})$ .
- (5) Center of a step of the actual transfer curve.

Fig 8. ADC characteristics

### 9.1 BOD static characteristics

Table 9. BOD static characteristics[1]

 $T_{amb} = 25$  °C.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{th}$	threshold voltage	interrupt level 0				
		assertion	-	1.69	-	V
		de-assertion	-	1.84	-	V
		interrupt level 1				
		assertion	-	2.29	-	V
		de-assertion	-	2.44	-	V
		interrupt level 2				
		assertion	-	2.59	-	V
		de-assertion	-	2.74	-	V
		interrupt level 3				
		assertion	-	2.87	-	V
		de-assertion	-	2.98	-	V
		reset level 0				
		assertion	-	1.49	-	V
		de-assertion	-	1.64	-	V

<sup>[1]</sup> Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC13xx* user manual.

### 9.2 Power consumption


Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC13xx user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.




Conditions:  $T_{amb} = 25$  °C; active mode entered executing code while (1)  $\{\}$  from flash; internal pull-up resistors disabled; system oscillator and system PLL enabled; IRC, BOD disabled; all peripherals disabled in the AHBCLKCTRL register (AHBCLKCTRL = 0x1F); all peripheral clocks disabled; USB\_DP and USB\_DM pulled LOW externally (LPC134x).

Fig 9. Typical supply current versus regulator supply voltage  $V_{DD}$  in active mode




Conditions:  $V_{DD} = 3.3 \text{ V}$ ; Active mode entered executing code while (1)  $\{\}$  from flash; internal pull-up resistors disabled; system oscillator and system PLL enabled; IRC, BOD disabled; all peripherals disabled in the AHBCLKCTRL register (AHBCLKCTRL = 0x1F); all peripheral clocks disabled; USB\_DP and USB\_DM pulled LOW externally (LPC134x).

Fig 10. Typical supply current versus temperature in Active mode




Conditions:  $V_{DD} = 3.3 \text{ V}$ ; Sleep mode entered from flash; internal pull-up resistors disabled; system oscillator and system PLL enabled; IRC, BOD disabled; all peripherals disabled in the AHBCLKCTRL register (AHBCLKCTRL = 0x1F); all peripheral clocks disabled; USB\_DP and USB\_DM pulled LOW externally (LPC134x).

Fig 11. Typical supply current versus temperature in Sleep mode



register; PDSLEEPCFG = 0xFFFF FFFF; USB\_DP and USB\_DM pulled LOW externally (LPC134x).

Fig 12. Typical supply current versus temperature in Deep-sleep mode (analog blocks disabled)



**Table 10.** Power consumption in Deep-sleep mode for individual analog blocks  $T_{amb} = 25 \, ^{\circ}\text{C}; \ V_{DD} = 3.3 \, \text{V}.$ 

Analog block enabled in PDSLEEPCFG register	Conditions	Typical I <sub>DD</sub> [1]
USB PLL	[2]	39 μΑ
System PLL	[2]	39 μΑ
System oscillator	[2]	197 μΑ
BOD	[2]	74 μΑ
IRC	[2]	36 μΑ
IRC output	[2]	27 μΑ

<sup>[1]</sup> Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

# 9.3 Electrical pin characteristics




Fig 14. High-drive output: Typical HIGH-level output voltage V<sub>OH</sub> versus HIGH-level output current I<sub>OH</sub>.

<sup>[2]</sup> All other blocks disabled in the PDSLEEPCFG register.








Fig 15.  $I^2$ C-bus pins (high current sink): Typical LOW-level output current  $I_{OL}$  versus LOW-level output voltage  $V_{OL}$ 









40 of 60

# 10. Dynamic characteristics

# 10.1 Flash memory

Table 11. Flash characteristics

 $T_{amb} = -40$  °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N <sub>endu</sub>	endurance		10000	-	-	cycles
t <sub>ret</sub> retention time		powered	10	-	-	years
		unpowered	20	-	-	years
t <sub>er</sub>	erase time	sector or multiple consecutive sectors	95	100	105	ms
t <sub>prog</sub>	programming time		[2] 0.95	1	1.05	ms

<sup>[1]</sup> Number of program/erase cycles.

## 10.2 External clock


Table 12. Dynamic characteristic: external clock

 $T_{amb} = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ ;  $V_{DD}$  over specified ranges.

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
f <sub>osc</sub>	oscillator frequency		1	-	25	MHz
T <sub>cy(clk)</sub>	clock cycle time		40	-	1000	ns
t <sub>CHCX</sub>	clock HIGH time		$T_{\text{cy(clk)}}\times 0.4$	-	-	ns
t <sub>CLCX</sub>	clock LOW time		$T_{\text{cy(clk)}}\times 0.4$	-	-	ns
t <sub>CLCH</sub>	clock rise time		-	-	5	ns
t <sub>CHCL</sub>	clock fall time		-	-	5	ns

<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



<sup>[2]</sup> Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes.

## 10.3 Internal oscillators

Table 13. Dynamic characteristics: IRC

 $T_{amb} = -40$  °C to +85 °C; 2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V<sup>[1]</sup>.

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
f <sub>osc(RC)</sub>	internal RC oscillator frequency	-	11.88	12	12.12	MHz

- [1] Parameters are valid over operating temperature range unless otherwise specified.
- [2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Table 14	able 14. Dynamic characteristics: Watchdog oscillator									
Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit			
f <sub>osc</sub>	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register;	[2][3]	-	7.8	-	kHz			
		DIVSEL = 0x00, FREQSEL = 0xF in the WDTOSCCTRL register	[2][3]	-	1700	-	kHz			

- [1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.
- [2] The typical frequency spread over processing and temperature ( $T_{amb} = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ ) is  $\pm 40 \, \%$ .
- [3] See the LPC13xx user manual.

# 10.4 I/O pins

Table 15. Dynamic characteristics: I/O pins[1]

 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}; 2.0 \, \text{V} \le V_{DD} \le 3.6 \, \text{V}.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>r</sub>	rise time	pin configured as output	3.0	-	5.0	ns
t <sub>f</sub>	fall time	pin configured as output	2.5	-	5.0	ns

<sup>[1]</sup> Applies to standard port pins and RESET pin.

## 10.5 I<sup>2</sup>C-bus

Table 16. Dynamic characteristic: I<sup>2</sup>C-bus pins[1]

 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C.}$ 

Symbol	Parameter		Conditions	Min	Max	Unit
f <sub>SCL</sub> SCL clock			Standard-mode	0	100	kHz
	frequency		Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t <sub>f</sub>	fall time	[4][5][6][7]	of both SDA and SCL signals	-	300	ns
			Standard-mode			
			Fast-mode	$20 + 0.1 \times C_b$	300	ns
			Fast-mode Plus	-	120	ns
t <sub>LOW</sub> LOW period of the		Standard-mode	4.7	-	μS	
	SCL clock		Fast-mode	1.3	-	μS
			Fast-mode Plus	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the		Standard-mode	4.0	-	μS
	SCL clock		Fast-mode	0.6	-	μS
			Fast-mode Plus	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time	[3][4][8]	Standard-mode	0	-	μS
			Fast-mode	0	-	μS
			Fast-mode Plus	0	-	μS
t <sub>SU;DAT</sub>	data set-up time	[9][10]	Standard-mode	250	-	ns
			Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns

<sup>[1]</sup> See the I<sup>2</sup>C-bus specification *UM10204* for details.

LPC1311\_13\_42\_43\_2

<sup>[2]</sup> Parameters are valid over operating temperature range unless otherwise specified.

<sup>[3]</sup> thd; data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.


<sup>[4]</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V<sub>IH</sub>(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

<sup>[5]</sup>  $C_b = \text{total capacitance of one bus line in pF.}$ 

<sup>[6]</sup> The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.

<sup>[7]</sup> In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.

- [8] The maximum t<sub>HD;DAT</sub> could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of t<sub>VD;DAT</sub> or t<sub>VD;ACK</sub> by a transition time (see *UM10204*). This maximum must only be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] tsu; DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system but the requirement t<sub>SU;DAT</sub> = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>r(max)</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



# 10.6 SSP interface

Table 17. Dynamic characteristics: SSP pins in SPI mode


Symbol	Parameter	Conditions		Min	Мах	Unit
T <sub>cy(PCLK)</sub>	PCLK cycle time			13.9	-	ns
T <sub>cy(clk)</sub>	clock cycle time		<u>[1]</u>	27.8	-	ns
SSP maste	r					
t <sub>DS</sub>	data set-up time	in SPI mode;	[2]	15	-	ns
		$2.4~V \leq V_{DD} \leq 3.6~V$				
		$2.0 \text{ V} \le \text{V}_{DD} < 2.4 \text{ V}$	[2]	20	-	ns
t <sub>DH</sub>	data hold time	in SPI mode	[2]	0	-	ns
$t_{v(Q)}$	data output valid time	in SPI mode	[2]	-	10	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode	[2]	0	-	ns
SSP slave						
t <sub>DS</sub>	data set-up time	in SPI mode	[3][4]	0	-	ns
t <sub>DH</sub>	data hold time	in SPI mode	[3][4]	$3 \times T_{cy(PCLK)} + 4$	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode	[3][4]	-	$3 \times T_{cy(PCLK)} + 11$	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode	[3][4]	-	$2 \times T_{cy(PCLK)} + 5$	ns


<sup>[1]</sup>  $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPSDVSR) / f_{main}$ . The clock cycle time derived from the SPI bit rate  $T_{cy(clk)}$  is a function of the main clock frequency  $f_{main}$ , the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).

<sup>[2]</sup>  $T_{amb} = -40 \, ^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ .

<sup>[3]</sup>  $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$ .

<sup>[4]</sup>  $T_{amb} = 25 \,^{\circ}C; V_{DD} = 3.3 \, V.$ 






# 10.7 USB interface (LPC1342/43 only)

Table 18. Dynamic characteristics: USB pins (full-speed)

 $C_L = 50 \ pF$ ;  $R_{pu} = 1.5 \ k\Omega$  on D+ to  $V_{DD}$ , unless otherwise specified.


Cumbal	Devenuetes	Canalitiana		BA!	T	Mass	11!4
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t <sub>r</sub>	rise time	10 % to 90 %		8.5	-	13.8	ns
t <sub>f</sub>	fall time	10 % to 90 %		7.7	-	13.7	ns
t <sub>FRFM</sub>	differential rise and fall time matching	t <sub>r</sub> / t <sub>f</sub>		-	-	109	%
V <sub>CRS</sub>	output signal crossover voltage			1.3	-	2.0	V
t <sub>FEOPT</sub>	source SE0 interval of EOP	see Figure 25		160	-	175	ns
t <sub>FDEOP</sub>	source jitter for differential transition to SE0 transition	see Figure 25		-2	-	+5	ns
t <sub>JR1</sub>	receiver jitter to next transition			-18.5	-	+18.5	ns
t <sub>JR2</sub>	receiver jitter for paired transitions	10 % to 90 %		-9	-	+9	ns
t <sub>EOPR1</sub>	EOP width at receiver	must reject as EOP; see Figure 25	[1]	40	-	-	ns
t <sub>EOPR2</sub>	EOP width at receiver	must accept as EOP; see Figure 25	[1]	82	-	-	ns


[1] Characterized but not implemented as production test. Guaranteed by design.



# 11. Application information

# 11.1 Suggested USB interface solutions (LPC1342/43 only)






# 11.2 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with  $C_i = 100$  pF. To limit the input voltage to the specified range, choose an additional capacitor to ground  $C_g$  which attenuates the input voltage by a factor  $C_i/(C_i + C_g)$ . In slave mode, a minimum of 200 mV(RMS) is needed.

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.



In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (Figure 28), with an amplitude between 200 mV(RMS) and 1000 mV(RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTALOUT pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 29 and in Table 19 and Table 20. Since the feedback resistance is integrated on chip, only a crystal and the capacitances  $C_{X1}$  and  $C_{X2}$  need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by L,  $C_L$  and  $R_S$ ). Capacitance  $C_P$  in Figure 29 represents the parallel package capacitance and should not be larger than 7 pF. Parameters  $F_{OSC}$ ,  $C_L$ ,  $R_S$  and  $C_P$  are supplied by the crystal manufacturer.




Fig 29. Oscillator modes and models: oscillation mode of operation and external crystal model used for  $C_{X1}/C_{X2}$  evaluation

Table 19. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency F <sub>OSC</sub>	Crystal load capacitance C <sub>L</sub>	Maximum crystal series resistance R <sub>S</sub>	External load capacitors C <sub>X1</sub> , C <sub>X2</sub>
1 MHz - 5 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 300 Ω	39 pF, 39 pF
	30 pF	< 300 Ω	57 pF, 57 pF

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Table 19. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency F <sub>OSC</sub>	Crystal load capacitance C <sub>L</sub>	Maximum crystal series resistance R <sub>S</sub>	External load capacitors C <sub>X1</sub> , C <sub>X2</sub>
5 MHz - 10 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 200 Ω	39 pF, 39 pF
	30 pF	< 100 Ω	57 pF, 57 pF
10 MHz - 15 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 60 Ω	39 pF, 39 pF
15 MHz - 20 MHz	10 pF	< 80 Ω	18 pF, 18 pF

Table 20. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters) high frequency mode

Fundamental oscillation frequency F <sub>OSC</sub>	Crystal load capacitance C <sub>L</sub>	Maximum crystal series resistance R <sub>S</sub>	External load capacitors C <sub>X1</sub> , C <sub>X2</sub>
15 MHz - 20 MHz	10 pF	< 180 Ω	18 pF, 18 pF
	20 pF	< 100 Ω	39 pF, 39 pF
20 MHz - 25 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 80 Ω	39 pF, 39 pF


# 11.3 XTAL Printed-Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors  $C_{x1}$ ,  $C_{x2}$ , and  $C_{x3}$  in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of  $C_{x1}$  and  $C_{x2}$  should be chosen smaller accordingly to the increase in parasitics of the PCB layout.


# 11.4 Standard I/O pad configuration

Figure 30 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- · Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Analog input



# 11.5 Reset pad configuration



# 11.6 ADC usage notes


The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in Table 8:

- The ADC input trace must be short and as close as possible to the LPC1311/13/42/43 chip.
- The ADC input traces must be shielded from fast switching digital signals and noisy power supply lines.
- Because the ADC and the digital core share the same power supply, the power supply line must be adequately filtered.
- To improve the ADC performance in a very noisy environment, put the device in Sleep mode during the ADC conversion.

# 12. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	٧	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.6	0.20 0.05	1.45 1.35	0.25	0.27 0.17	0.18 0.12	7.1 6.9	7.1 6.9	0.5	9.15 8.85	9.15 8.85	1	0.75 0.45	0.2	0.12	0.1	0.95 0.55	0.95 0.55	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT313-2	136E05	MS-026				<del>00-01-19</del> 03-02-25	

Fig 32. Package outline SOT313-2 (LQFP48)

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

# HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm




Fig 33. Package outline (HVQFN33)

LPC1311\_13\_42\_43\_2

# 13. Abbreviations

Table 21. Abbreviations

Acronym	Description
A/D	Analog-to-Digital
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
EOP	End Of Packet
ETM	Embedded Trace Macrocell
FIFO	First-In, First-Out
GPIO	General Purpose Input/Output
HID	Human Interface Device
I/O	Input/Output
LSB	Least Significant Bit
MSC	Mass Storage Class
PHY	Physical Layer
PLL	Phase-Locked Loop
SE0	Single Ended Zero
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
SoF	Start-of-Frame
TCM	Tightly-Coupled Memory
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

# 14. Revision history

# Table 22. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
LPC1311_13_42_43_2	20100506	Product data sheet		LPC1311_13_42_43_1					
Modifications:	<ul><li>Pin function</li></ul>	s $\overline{TRST}$ , TDO, TMS, TD	I replaced by R (Re	eserved).					
	<ul> <li>In Section 7</li> </ul>	7.18.3, description of CR	P modes updated:	JTAG replaced by SWD.					
	<ul> <li>Description</li> </ul>	of standard I/O pads and	d RESET pad impr	oved ( <u>Figure 30</u> and <u>Figure 31</u> ).					
	-	ic characteristics: maxin $t_{h(Q)}$ moved to minimum.	-	meter t <sub>DS</sub> removed and values					
	<ul> <li>Maximum data bit rates for SSP (<u>Section 7.11.1</u>) and UART (<u>Section 7.10.1</u>) peripherals added.</li> <li>Details for external oscillator component selection added (<u>Section 11.2</u>).</li> </ul>								
	<ul> <li>WDT oscillator frequency specification added (<u>Section 7.17.1.3</u> and <u>Table 14</u>).</li> </ul>								
	<ul> <li>V<sub>DD(3V3)</sub> and V<sub>DD(IO)</sub> supply voltages combined to V<sub>DD</sub> throughout the document V<sub>DD(3V3)</sub> and V<sub>DD(IO)</sub> renamed to V<sub>DD</sub> in <u>Table 3</u> and <u>Table 4</u>.</li> </ul>								
	<ul> <li>Parameters</li> </ul>	t <sub>er</sub> and t <sub>prog</sub> added to Ta	<u>ble 11</u> .						
	<ul> <li>Parameters</li> </ul>	<ul> <li>Parameters I<sub>OH</sub>, I<sub>OL</sub>, I<sub>Oz</sub> changed to 0.5 nA (typ) and 10 nA (max) in <u>Table 7</u>.</li> </ul>							
	<ul> <li>Parameters V<sub>IH</sub> changed to 0.7V<sub>DD</sub> and V<sub>OL</sub> changed to 0.3V<sub>DD</sub> throughout <u>Table</u></li> <li>Boot loader description via USB updated in <u>Section 7.18.4</u>.</li> <li>Feature list updated with items "Unique device serial number" and "Bootloader dri for MSC and HID" (<u>Section 2</u>).</li> </ul>								
	<ul> <li>Section 11.6 "ADC usage notes" added.</li> </ul>								
	<ul> <li>GPIO functi</li> </ul>								
	<ul> <li>Inputs to the</li> </ul>	e system PLL changed (	watchdog oscillator	removed), see Figure 7.					
	<ul> <li>Description</li> </ul>	of disabling ISP entry m	ode clarified in <mark>Sec</mark>	etion 7.18.3.					
	•	of the RESET pin function ble 3 and Table 4.	onality in Deep pov	ver-down mode added (Table					
	<ul> <li>"Industrial networking" removed from <u>Section 3</u>.</li> </ul>								
	<ul> <li><u>Table note 12</u> in <u>Table 7</u> updated.</li> <li><u>Table 15</u> added for parameters t<sub>r</sub> and t<sub>f</sub>.</li> </ul>								
	<ul> <li>Parameters R<sub>vsi</sub> and R<sub>i</sub> added to <u>Table 8</u>.</li> </ul>								
	<ul> <li>Use of oper</li> </ul>	n-drain pins clarified for p	oins PIO0_4 and PI	O0_5 in <u>Table 3</u> and <u>Table 4</u> .					
	<ul> <li>Parameters</li> </ul>	$V_{i(xtal)}$ and $V_{o(xtal)}$ minim	um value changed	to –0.5 V in <u>Table 7</u> .					
LPC1311_13_42_43_1	20091211	Product data sheet	-	-					

# 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

## 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

LPC1311\_13\_42\_43\_2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

# 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

# 17. Contents

1	General description	. 1	7.17.5.1	Sleep mode	24
2	Features and benefits	. 1	7.17.5.2	2 Deep-sleep mode	24
3	Applications		7.17.5.3		
4	Ordering information		7.18	System control	25
4.1			7.18.1	Reset	
	Ordering options		7.18.2	Brownout detection	25
5	Block diagram		7.18.3	Code security (Code Read Protection - CRP)	
6	Pinning information		7.18.4	Boot loader	
6.1	Pinning		7.18.5	APB interface	
6.2	Pin description		7.18.6	AHB-Lite	_
7	Functional description	14	7.18.7	External interrupt inputs	
7.1	Architectural overview	14	7.18.8	Memory mapping control	
7.2	ARM Cortex-M3 processor	14	7.19	Emulation and debugging	
7.3	On-chip flash program memory	15	8	Limiting values	27
7.4	On-chip SRAM	15	9	Static characteristics	28
7.5	Memory map	15	9.1	BOD static characteristics	33
7.6	Nested Vectored Interrupt Controller (NVIC) .		9.2	Power consumption	33
7.6.1	Features	16	9.3	Electrical pin characteristics	37
7.6.2	Interrupt sources		10	Dynamic characteristics	41
7.7	IOCONFIG block		10.1	Flash memory	
7.8	Fast general purpose parallel I/O		10.2	External clock	
7.8.1	Features		10.3	Internal oscillators	
7.9	USB interface (LPC1342/43 only)		10.4	I/O pins	
7.9.1	Full-speed USB device controller		10.5	I <sup>2</sup> C-bus	
7.9.1.1	Features	-	10.6	SSP interface	
7.10	UART		10.7	USB interface (LPC1342/43 only)	48
7.10.1	Features		11	Application information	
7.11	SSP serial I/O controller		11.1	Suggested USB interface solutions	-10
7.11.1	Features		11.1	(LPC1342/43 only)	<b>⊿</b> 0
7.12	I <sup>2</sup> C-bus serial I/O controller		11.2	XTAL input	
7.12.1	Features		11.3	XTAL Printed-Circuit Board (PCB) layout	
7.13	10-bit ADC		11.0	guidelines	51
7.13.1	Features	20	11.4	Standard I/O pad configuration	
7.14	General purpose external event	00	11.5	Reset pad configuration	
7 4 4 4	counter/timers		11.6	ADC usage notes	
7.14.1	Features		12	Package outline	
7.15	System tick timer			•	
7.16	Watchdog timer		13	Abbreviations	
7.16.1	Features		14	Revision history	
7.17	Clocking and power control		15	Legal information	58
7.17.1	Integrated oscillators		15.1	Data sheet status	58
7.17.1.1			15.2	Definitions	58
7.17.1.2			15.3	Disclaimers	58
7.17.1.3	•		15.4	Trademarks	59
7.17.2 7.17.3	System PLL and USB PLL		16	Contact information	59
	Clock output		17	Contents	
7.17.4 7.17.5	Wake-up process		••		55
C.11.1	Power control	<b>4</b> 4			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com